共 50 条
- [2] Test planning for mixed-signal SOCs with wrapped analog cores [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 50 - 55
- [3] TAM optimization for mixed-signal SOCs using analog test wrappers [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 95 - 99
- [4] A flexible design methodology for analog test wrappers in mixed-signal SOCs [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 137 - 142
- [6] Convergent SOCs challenge mixed-signal test [J]. EE-EVALUATION ENGINEERING, 2003, 42 (01): : 24 - +
- [7] An analog mixed-signal test controller [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 384 - 387
- [8] Design-for-Test Methodologies for Current Tests in Analog/Mixed-Signal Power SOCs [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 1056 - 1059
- [9] Analog and mixed signal test techniques for SoCs [J]. MICROELECTRONICS JOURNAL, 2003, 34 (10) : 887 - 888
- [10] Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs [J]. PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 43 - +