An analog mixed-signal test controller

被引：0

作者：

AbedEl-Halin, MA ^{[1
]}

机构：

[1] Mentor Consulting, Mentor Graph Egypt, Cairo 11341, Egypt

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A design for test (DFT) technique for analog mixed-signal (AMS) system-on-a-chip (SoC) is presented; both methodology and implementation are introduced. Using the IEEE boundary scan standard 1149.4, small embedded analog test controller (ATC), and utilizes the embedded SoC memory(1). Using this structure almost any AMS-SoC can be tested for both manufacturing and on-line tests. This technique relaxes the tester requirements and enables cost effective on-line testing.

引用

下载

页码：384 / 387

页数：4

共 50 条

[1] A study on test controller for mixed-signal circuits
Lv, TC
Lei, J
Guo, XR
ICEMI'2001: FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, VOL 1, CONFERENCE PROCEEDINGS, 2001, : 528 - 531
[2] A test paradigm for analog and mixed-signal circuits and systems
Wang, CP
Hatzopoulos, AA
Wey, CL
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 194 - 197
[3] New Directions in Analog/Mixed-Signal Design and Test
Henkel, Jorg
IEEE DESIGN & TEST, 2016, 33 (05) : 4 - 4
[4] PUTTING TOGETHER A TEST STRATEGY FOR ANALOG AND MIXED-SIGNAL ASICS
PATE, RM
ROGERS, JS
COMPUTER DESIGN, 1994, 33 (02): : A29 - A34
[5] Analog & Mixed-Signal are Key for Test Development Engineering Program
Schmitz, Tamara I.
2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1018 - 1018
[6] ANALOG MIXED-SIGNAL TEST AND DFT OCCUPY PROMINENT POSITIONS
NOVELLINO, J
ELECTRONIC DESIGN, 1995, 43 (09) : 94 - &
[7] Speeding Up Analog Integration and Test for Mixed-Signal SoCs
Ivanov, Andre
IEEE DESIGN & TEST, 2015, 32 (01) : 4 - 5
[8] Research on test structure of analog cores in mixed-signal SoCs
Jin, Yang
Wang, Hong
Yang, Shiyuan
Lu, Zhengliang
Zheng, Yan
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (11): : 2004 - 2012
[9] Test planning for mixed-signal SOCs with wrapped analog cores
Sehgal, A
Liu, F
Ozev, S
Chakrabarty, K
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 50 - 55
[10] EXTENDING DESIGN-FOR-TEST INTO THE ANALOG AND MIXED-SIGNAL DOMAINS
LOPRESTI, PV
AT&T TECHNICAL JOURNAL, 1994, 73 (02): : 49 - 55

← 1 2 3 4 5 →