user

Analytical modeling of gate-all-around junctionless transistor based biosensors for detection of neutral biomolecule species

被引：55
|
作者：
Pratap, Yogesh [1 ]
Kumar, Manoj [2 ]
Kabra, Sneha [1 ]
Haldar, Subhasis [3 ]
Gupta, R. S. [4 ]
Gupta, Mridula [2 ]
机构：
[1] Univ Delhi, Shaheed Rajguru Coll Appl Sci Women, Dept Instrumentat, New Delhi 110096, India
[2] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, South Campus, New Delhi 110021, India
[3] Univ Delhi, Motilal Nehru Coll, New Delhi 110021, India
[4] Maharaja Agrasen Inst Technol, Dept Elect & Commun Engn, New Delhi 110086, India
来源：
JOURNAL OF COMPUTATIONAL ELECTRONICS | 2018年 / 17卷 / 01期
关键词：
Sensor; Junctionless transistor (JLT); Biomolecule species; Protein; Gate-all-around (GAA); THRESHOLD VOLTAGE; MOSFET; PERFORMANCE; DEVICE; DESIGN;
D O I：
10.1007/s10825-017-1041-4
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In recent times, FET-based sensors have been widely used in industrial and domestic applications due to their low cost and high sensitivity. In this paper, a nanogap-embedded gate-all-around junctionless transistor (GAA JLT) is proposed for label-free electrochemical detection of neutral biomolecule species such as Uricase, Protein, ChOx, APTES and Streptavidin. Shifts in subthreshold current, threshold voltage and capacitance are used to predict the response of the sensor. Impact of cavity width, cavity length, and gate length on the sensitivity of a junctionless transistor has also been investigated in detail. An analytical model has been developed for a GAA JLT-based biosensor. The results are compared with an inversion mode transistor-based biosensor using TCAD numerical simulation. The GAA JLT shows very high sensitivity due to the gate all around structure and bulk conduction mechanism.
引用
收藏
页码：288 / 296
页数：9
相关论文
共 50 条
  • [11] Germanium v/s Silicon Gate-All-Around Junctionless Nanowire Transistor
    Kumar, Pankaj
    Singh, Sangeeta
    Singh, Neelesh Pratap
    Modi, Bharti
    Gupta, Neelesh
    [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [12] Numerical Model of Gate-All-Around MOSFET With Vacuum Gate Dielectric for Biomolecule Detection
    Gautam, Rajni
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (12) : 1756 - 1758
  • [13] NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants
    Martinez, A.
    Aldegunde, M.
    Brown, A. R.
    Roy, S.
    Asenov, A.
    [J]. SOLID-STATE ELECTRONICS, 2012, 71 : 101 - 105
  • [14] Trans-capacitance modeling in junctionless gate-all-around nanowire FETs
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    [J]. SOLID-STATE ELECTRONICS, 2014, 96 : 34 - 37
  • [15] Analytical model of subthreshold swing in junctionless gate-all-around (GAA) FET with ferroelectric
    Jung, Hakkee
    [J]. AIMS Electronics and Electrical Engineering, 2023, 7 (04): : 322 - 336
  • [16] Analytical subthreshold swing model of junctionless elliptic gate-all-around (GAA) FET
    Jung, Hakkee
    [J]. AIMS Electronics and Electrical Engineering, 2024, 8 (02): : 211 - 216
  • [17] Characteristic of p-Type Junctionless Gate-All-Around Nanowire Transistor and Sensitivity Analysis
    Han, Ming-Hung
    Chang, Chun-Yen
    Jhan, Yi-Ruei
    Wu, Jia-Jiun
    Chen, Hung-Bin
    Cheng, Ya-Chi
    Wu, Yung-Chun
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 157 - 159
  • [18] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Pratap, Yogesh
    Gautam, Rajni
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 492 - 501
  • [19] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Yogesh Pratap
    Rajni Gautam
    Subhasis Haldar
    R. S. Gupta
    Mridula Gupta
    [J]. Journal of Computational Electronics, 2016, 15 : 492 - 501
  • [20] Representation of strained gate-all-around junctionless tunneling nanowire filed effect transistor for analog applications
    Abadi, Rouzbeh Molaei Imen
    Ziabari, Seyed Ali Sedigh
    [J]. MICROELECTRONIC ENGINEERING, 2016, 162 : 12 - 16
12345