Analytical modeling of gate-all-around junctionless transistor based biosensors for detection of neutral biomolecule species

被引：55
|
作者：
Pratap, Yogesh [1 ]
Kumar, Manoj [2 ]
Kabra, Sneha [1 ]
Haldar, Subhasis [3 ]
Gupta, R. S. [4 ]
Gupta, Mridula [2 ]
机构：
[1] Univ Delhi, Shaheed Rajguru Coll Appl Sci Women, Dept Instrumentat, New Delhi 110096, India
[2] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, South Campus, New Delhi 110021, India
[3] Univ Delhi, Motilal Nehru Coll, New Delhi 110021, India
[4] Maharaja Agrasen Inst Technol, Dept Elect & Commun Engn, New Delhi 110086, India
来源：
JOURNAL OF COMPUTATIONAL ELECTRONICS | 2018年 / 17卷 / 01期
关键词：
Sensor; Junctionless transistor (JLT); Biomolecule species; Protein; Gate-all-around (GAA); THRESHOLD VOLTAGE; MOSFET; PERFORMANCE; DEVICE; DESIGN;
D O I：
10.1007/s10825-017-1041-4
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In recent times, FET-based sensors have been widely used in industrial and domestic applications due to their low cost and high sensitivity. In this paper, a nanogap-embedded gate-all-around junctionless transistor (GAA JLT) is proposed for label-free electrochemical detection of neutral biomolecule species such as Uricase, Protein, ChOx, APTES and Streptavidin. Shifts in subthreshold current, threshold voltage and capacitance are used to predict the response of the sensor. Impact of cavity width, cavity length, and gate length on the sensitivity of a junctionless transistor has also been investigated in detail. An analytical model has been developed for a GAA JLT-based biosensor. The results are compared with an inversion mode transistor-based biosensor using TCAD numerical simulation. The GAA JLT shows very high sensitivity due to the gate all around structure and bulk conduction mechanism.
引用
收藏
页码：288 / 296
页数：9
相关论文
共 50 条
  • [41] Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor
    Verhulst, Anne S.
    Soree, Bart
    Leonelli, Daniele
    Vandenberghe, William G.
    Groeseneken, Guido
    [J]. JOURNAL OF APPLIED PHYSICS, 2010, 107 (02)
  • [42] Random telegraph signals in nanoscale vertical junctionless transistors with gate-all-around
    Grall, Simon
    Kumar, Abhishek
    Jalabert, Laurent
    Kim, Soo-Hyeon
    Larrieut, Guilhem
    Clement, Nicolas
    [J]. APPLIED PHYSICS EXPRESS, 2022, 15 (07)
  • [43] Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
    Su, Chun-Jung
    Tsai, Tzu-I
    Liou, Yu-Ling
    Lin, Zer-Ming
    Lin, Horng-Chih
    Chao, Tien-Sheng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 521 - 523
  • [44] Electrical Stress on the CMOS Inverters Made by Junctionless Gate-All-Around Transistors
    Chang, Wen-Teng
    Yang, Chia-Chang
    Ho, Yueh-Ting
    Wang, Ching-Lun
    Shen, Wei-, I
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (05) : 2863 - 2868
  • [45] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    [J]. SILICON, 2022, 14 (13) : 7461 - 7471
  • [46] Performance of a Novel Trench Gate-all-around Junctionless Thin-Film Transistor With Hybrid P/N Channel
    Lin, Yu-Ru
    Cheng, Che-Hsiang
    Jhan, Yi-Ruei
    Lin, Yu-Hsien
    Wu, Yung-Chun
    [J]. 2017 24TH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD), 2017, : 70 - 72
  • [47] A new analytical approach to threshold voltage modeling of triple material gate-all-around heterojunction tunnel field effect transistor
    C. Usha
    P. Vimala
    [J]. Indian Journal of Physics, 2021, 95 : 1365 - 1371
  • [48] A new analytical approach to threshold voltage modeling of triple material gate-all-around heterojunction tunnel field effect transistor
    Usha, C.
    Vimala, P.
    [J]. INDIAN JOURNAL OF PHYSICS, 2021, 95 (07) : 1365 - 1371
  • [49] An Analytical Model of Gate-All-Around Heterojunction Tunneling FET
    Guan, Yunhe
    Li, Zunchao
    Zhang, Wenhao
    Zhang, Yefei
    Liang, Feng
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 776 - 782
  • [50] An Analytical Gate-All-Around MOSFET Model for Circuit Simulation
    Lin, Kuan-Chou
    Ding, Wei-Wen
    Chiang, Meng-Hsueh
    [J]. ADVANCES IN MATERIALS SCIENCE AND ENGINEERING, 2015, 2015
12345