Dynamic test set generation for analog circuits and systems

被引：1
|
作者：
Huynh, S [1 ]
Kim, SW [1 ]
Soma, M [1 ]
Zhang, JY [1 ]
机构：
[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
来源：
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/ATS.1998.741639
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present an approach to construct a set of dynamic rest signals for analog circuits and systems. Testability transfer factors are introduced and we use them as the basis to construct an efficient test set. Fault detectability mid fault coverage are defined Two circuits from the suite of analog and mixed-signal circuits [3] are used to evaluate our approach. The fault coverage is 100% for both circuits studied. The approach presented may be used to construct inputs signals for rile selection of an external stimulus applied through an arbitrary waveform generator.
引用
收藏
页码：360 / 365
页数：6
相关论文
共 50 条
  • [41] Test generation for comprehensive testing of linear analog circuits using transient response sampling
    Variyam, PN
    Chatterjee, A
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 382 - 385
  • [42] Extension of inductive fault analysis to parametric faults in analog circuits with application to test generation
    Jaworski, Z
    Niewczas, M
    Kuzmicz, W
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 172 - 176
  • [43] Efficient test generation for transient testing of analog circuits using partial numerical simulation
    Variyam, PN
    Hou, JW
    Chatterjee, A
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 214 - 219
  • [44] Test Generation Algorithm for Fault Detection of Analog Circuits Based on Extreme Learning Machine
    Zhou, Jingyu
    Tian, Shulin
    Yang, Chenglin
    Ren, Xuelong
    COMPUTATIONAL INTELLIGENCE AND NEUROSCIENCE, 2014, 2014
  • [45] Efficient test generation for transient testing of analog circuits using partial numerical simulation
    Variyam, Pramodchandran N.
    Hou, Junwei
    Chatterjee, Abhijit
    Proceedings of the IEEE VLSI Test Symposium, 1999, : 214 - 219
  • [46] Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits
    Boppana, V
    Fuchs, WK
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 147 - 154
  • [47] ACCELERATED DYNAMIC LEARNING FOR TEST PATTERN GENERATION IN COMBINATIONAL-CIRCUITS
    KUNZ, W
    PRADHAN, DK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (05) : 684 - 694
  • [48] Calculation and test generation of maximum dynamic power consumption for CMOS circuits
    Jin, Shuze
    Kinoshita, Kozo
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (02): : 48 - 54
  • [49] A UNIVERSAL TEST SET FOR CMOS CIRCUITS
    GUPTA, G
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (05) : 590 - 597
  • [50] Minimal Test Set Generation for Input Stuck-at and Bridging Faults in Reversible Circuits
    Handique, Mousum
    Deka, Jantindra Kr
    Biswas, Santosh
    Dutta, Kamalika
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 234 - 239
12345