A UNIVERSAL TEST SET FOR CMOS CIRCUITS

被引：7
|
作者：
GUPTA, G [1 ]
JHA, NK [1 ]
机构：
[1] PRINCETON UNIV,DEPT ELECT ENGN,PRINCETON,NJ 08544
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1988年 / 7卷 / 05期
关键词：
D O I：
10.1109/43.3197
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
下载
收藏
页码：590 / 597
页数：8
相关论文
共 50 条
  • [1] Universal test set generation for CMOS circuits
    Natl Chiao Tung Univ, Hsinchu, Taiwan
    J Electron Test Theory Appl JETTA, 3 (313-323):
  • [2] UNIVERSAL TEST SET GENERATION FOR CMOS CIRCUITS
    CHEN, BY
    LEE, CL
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (03): : 313 - 323
  • [3] Universal Set of CMOS Gates for the Synthesis of Multiple Valued Logic Digital Circuits
    Romero, Milton Ernesto
    Martins, Evandro Mazina
    dos Santos, Ricardo Ribeiro
    Duarte Gonzalez, Mario Enrique
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (03) : 736 - 749
  • [4] A minimal universal test set for self-test of EXOR-Sum-of-Products circuits
    Kalay, U
    Hall, DV
    Perkowski, MA
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 267 - 276
  • [5] On the detection of missing-gate faults in reversible circuits by a universal test set
    Rahaman, Hafizur
    Kole, Dipak K.
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 163 - +
  • [6] DFT with Universal Test Set for All Missing Gate Faults in Reversible Circuits
    Mondal, Joyati
    Kole, Dipak Kumar
    Rahaman, Hafizur
    Das, Debesh Kumar
    Bhattacharya, Bhargab B.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (10)
  • [7] Design and simulation of hybrid CMOS-SET circuits
    Jana, Anindya
    Singh, N. Basanta
    Sing, J. K.
    Sarkar, Subir Kumar
    MICROELECTRONICS RELIABILITY, 2013, 53 (04) : 592 - 599
  • [8] SET/CMOS hybrid process and multiband filtering circuits
    Song, KW
    Lee, YK
    Sim, JS
    Jeoung, H
    Lee, JD
    Park, BG
    Jin, YS
    Kim, YW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1845 - 1850
  • [9] REPROGRAMMABLE FPLA WITH UNIVERSAL TEST SET
    RAJSUMAN, R
    MALAIYA, YK
    JAYASUMANA, AP
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (06): : 437 - 441
  • [10] Test power optimization techniques for CMOS circuits
    Luo, ZY
    Li, XW
    Li, HW
    Yang, SY
    Min, YH
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 332 - 337
12345