A UNIVERSAL TEST SET FOR CMOS CIRCUITS

被引：7
|
作者：
GUPTA, G [1 ]
JHA, NK [1 ]
机构：
[1] PRINCETON UNIV,DEPT ELECT ENGN,PRINCETON,NJ 08544
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1988年 / 7卷 / 05期
关键词：
D O I：
10.1109/43.3197
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：590 / 597
页数：8
相关论文
共 50 条
  • [31] Dynamic test set generation for analog circuits and systems
    Huynh, S
    Kim, SW
    Soma, M
    Zhang, JY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 360 - 365
  • [32] A global optimization algorithm for the minimum test set of circuits
    Lu, CH
    Zhang, QB
    Jiang, WW
    2003 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS, INTELLIGENT SYSTEMS AND SIGNAL PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1203 - 1207
  • [33] Modifying test vectors for reducing power dissipation in CMOS circuits
    Higami, Y
    Kobayashi, SY
    Takamatsu, Y
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 431 - 433
  • [34] A Programmable GPS Receiver with Test Circuits in 0.18 μm CMOS
    Riahi, N.
    Jenabi, M.
    Ahmady, A. Fotowat
    SCIENTIA IRANICA, 2008, 15 (02) : 231 - 237
  • [35] Supply current monitoring in CMOS circuits for reliability prediction and test
    Richardson, A.M.
    Dorey, A.P.
    Quality and Reliability Engineering International, 1992, 8 (06) : 543 - 548
  • [36] A programmable GPS receiver with test circuits in 0.18 μm CMOS
    Department of Engineering, Alzahra University, Vanak, Tehran, Iran
    不详
    Sci. Iran., 2008, 2 (231-237):
  • [37] Test circuits for substrate noise evaluation in CMOS digital ICs
    Nagata, M
    Ohmoto, T
    Nagai, J
    Morie, T
    Iwata, A
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 13 - 14
  • [38] A new static differential design style for hybrid SET–CMOS logic circuits
    M. M. Abutaleb
    Journal of Computational Electronics, 2015, 14 : 329 - 340
  • [39] Few electron devices: Towards hybrid CMOS-SET integrated circuits
    Ionescu, AM
    Declercq, MJ
    Mahapatra, S
    Banerjee, K
    Gautier, J
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 88 - 93
  • [40] SET/CMOS universal literal gate - based analog-to-digital converter
    Chun, MJ
    Jeong, YH
    2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, 2003, : 745 - 748
12345