A UNIVERSAL TEST SET FOR CMOS CIRCUITS

被引：7
|
作者：
GUPTA, G [1 ]
JHA, NK [1 ]
机构：
[1] PRINCETON UNIV,DEPT ELECT ENGN,PRINCETON,NJ 08544
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1988年 / 7卷 / 05期
关键词：
D O I：
10.1109/43.3197
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：590 / 597
页数：8
相关论文
共 50 条
  • [41] Universal Gate Set for Continuous-Variable Quantum Computation with Microwave Circuits
    Hillmann, Timo
    Quijandria, Fernando
    Johansson, Goran
    Ferraro, Alessandro
    Gasparinetti, Simone
    Ferrini, Giulia
    PHYSICAL REVIEW LETTERS, 2020, 125 (16)
  • [42] A Set of Test Structures for the Development of a CMOS-MEMS Technology
    Baez Alvarez, Carlos Ramon
    Linares Aranda, Monico
    Torres Jacome, Alfonso
    Calleja Arriaga, Wilfrido
    de la Hidalga Wade, Javier
    2016 13TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2016,
  • [43] Optimum test set for bridging fault detection in reversible circuits
    Rahaman, Hafizur
    Kole, Dipak K.
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 125 - +
  • [44] Timed test generation for crosstalk switch failures in domino CMOS circuits
    Kundu, R
    Blanton, RD
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 379 - 385
  • [45] LAYOUT-DEPENDENT FAULT ANALYSIS AND TEST SYNTHESIS FOR CMOS CIRCUITS
    JACOMET, M
    GUGGENBUHL, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (06) : 888 - 899
  • [46] Precise test generation for resistive bridging faults of CMOS combinational circuits
    Maeda, T
    Kinoshita, K
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 510 - 519
  • [47] Test generation for current testing of bridging faults in CMOS VLSI circuits
    Lee, T
    Hajj, IN
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 326 - 329
  • [48] Measurements of an EMC test chip for lower EME in CMOS Digital Circuits
    Zhou, Junfeng
    Dehaene, Wirn
    2008 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2008, : 543 - 548
  • [49] Calculation and test generation of maximum dynamic power consumption for CMOS circuits
    Jin, Shuze
    Kinoshita, Kozo
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (02): : 48 - 54
  • [50] UNIVERSAL BUILT-IN SELF-TEST PROCEDURE FOR CMOS PLAS
    ORTEGA, J
    PRIETO, A
    LLORIS, A
    PELAYO, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (08): : 941 - 945
12345