UNIVERSAL TEST SET GENERATION FOR CMOS CIRCUITS

被引:0
|
作者
CHEN, BY [1 ]
LEE, CL [1 ]
机构
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 30050,TAIWAN
关键词
AUTOMATIC TESTING GENERATION; CMOS CIRCUITS; FUNCTIONAL TESTING; UNIVERSAL TEST SET; STUCK-OPEN FAULTS;
D O I
10.1007/BF00996439
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on the unate function theory, a universal test set for CMOS stuck-open faults in a functional block has been proposed in the existing literature. Thus, it is known that tests can be generated from the functional description and can detect all detectable stuck-open faults in any ''restricted CMOS circuit'' implementation of the function. However, the procedure to generate the tests involves a process of enumerating the expanded truth table of the function and comparing the vectors in the table. This is a very computationally demanding process. In this paper, a fast algorithm to generate the universal test set for CMOS circuits is presented. The algorithm generates the tests directly by Shannon-expanding and complementing the function, instead of the truth table enumerating. This greatly reduces the time complexity and the requirement of temporary memory. Besides, the algorithm represents the tests by ''cubes'' instead of the conventional ''patterns''. This also reduces the memory requirement for test-storing. Experimental results show that the algorithm achieves an improvement of up to six orders of magnitude in the computational efficiency and a saving of up to 2000-fold in the memory requirement for storing the tests when compared to other methods.
引用
收藏
页码:313 / 323
页数:11
相关论文
共 50 条
  • [1] Universal test set generation for CMOS circuits
    Natl Chiao Tung Univ, Hsinchu, Taiwan
    J Electron Test Theory Appl JETTA, 3 (313-323):
  • [2] A UNIVERSAL TEST SET FOR CMOS CIRCUITS
    GUPTA, G
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (05) : 590 - 597
  • [3] Test generation for open defects in CMOS circuits
    Devtaprasanna, N.
    Gunda, A.
    Krishnamurthy, P.
    Reddy, S. M.
    Porneranz, I.
    21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 41 - +
  • [4] Test Generation for Open and Delay Faults in CMOS Circuits
    Wu, Cheng-Hung
    Lee, Kuen-Jong
    Reddy, Sudhakar M.
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 21 - 26
  • [5] Universal Set of CMOS Gates for the Synthesis of Multiple Valued Logic Digital Circuits
    Romero, Milton Ernesto
    Martins, Evandro Mazina
    dos Santos, Ricardo Ribeiro
    Duarte Gonzalez, Mario Enrique
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (03) : 736 - 749
  • [6] Dynamic test set generation for analog circuits and systems
    Huynh, S
    Kim, SW
    Soma, M
    Zhang, JY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 360 - 365
  • [7] Timed test generation for crosstalk switch failures in domino CMOS circuits
    Kundu, R
    Blanton, RD
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 379 - 385
  • [8] Precise test generation for resistive bridging faults of CMOS combinational circuits
    Maeda, T
    Kinoshita, K
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 510 - 519
  • [9] Test generation for current testing of bridging faults in CMOS VLSI circuits
    Lee, T
    Hajj, IN
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 326 - 329
  • [10] A minimal universal test set for self-test of EXOR-Sum-of-Products circuits
    Kalay, U
    Hall, DV
    Perkowski, MA
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 267 - 276