共 50 条
- [42] Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 456 - 462
- [45] Generation and propagation of single event transients in CMOS circuits PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 198 - +
- [46] Iddq fault model generation for BiCMOS and CMOS circuits 1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 771 - 774
- [47] Concurrent cell generation and mapping for CMOS logic circuits PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 247 - 252
- [48] TEST PATTERN GENERATION FOR STUCK-OPEN FAULTS USING STUCK-AT TEST SETS IN CMOS COMBINATIONAL-CIRCUITS 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 345 - 350
- [49] Test of CMOS circuits based on its energy consumption 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 36 - 40
- [50] I-DDQ TEST AND DIAGNOSIS OF CMOS CIRCUITS IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 60 - 67