UNIVERSAL TEST SET GENERATION FOR CMOS CIRCUITS

被引:0
|
作者
CHEN, BY [1 ]
LEE, CL [1 ]
机构
[1] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 30050,TAIWAN
关键词
AUTOMATIC TESTING GENERATION; CMOS CIRCUITS; FUNCTIONAL TESTING; UNIVERSAL TEST SET; STUCK-OPEN FAULTS;
D O I
10.1007/BF00996439
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on the unate function theory, a universal test set for CMOS stuck-open faults in a functional block has been proposed in the existing literature. Thus, it is known that tests can be generated from the functional description and can detect all detectable stuck-open faults in any ''restricted CMOS circuit'' implementation of the function. However, the procedure to generate the tests involves a process of enumerating the expanded truth table of the function and comparing the vectors in the table. This is a very computationally demanding process. In this paper, a fast algorithm to generate the universal test set for CMOS circuits is presented. The algorithm generates the tests directly by Shannon-expanding and complementing the function, instead of the truth table enumerating. This greatly reduces the time complexity and the requirement of temporary memory. Besides, the algorithm represents the tests by ''cubes'' instead of the conventional ''patterns''. This also reduces the memory requirement for test-storing. Experimental results show that the algorithm achieves an improvement of up to six orders of magnitude in the computational efficiency and a saving of up to 2000-fold in the memory requirement for storing the tests when compared to other methods.
引用
收藏
页码:313 / 323
页数:11
相关论文
共 50 条
  • [21] Minimal Test Set Generation for Input Stuck-at and Bridging Faults in Reversible Circuits
    Handique, Mousum
    Deka, Jantindra Kr
    Biswas, Santosh
    Dutta, Kamalika
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 234 - 239
  • [22] SET/CMOS hybrid process and multiband filtering circuits
    Song, KW
    Lee, YK
    Sim, JS
    Jeoung, H
    Lee, JD
    Park, BG
    Jin, YS
    Kim, YW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1845 - 1850
  • [23] COMPLETE TEST-SET GENERATION FOR BRIDGING FAULTS IN COMBINATIONAL-LOGIC CIRCUITS
    BASU, SK
    PAUL, JC
    BHATTACHARJEE, PR
    INFORMATION SCIENCES, 1986, 38 (03) : 257 - 269
  • [24] A Genetic Algorithm-Based Heuristic Method for Test Set Generation in Reversible Circuits
    Nagamani, A. N.
    Anuktha, S. N.
    Nanditha, N.
    Agrawal, Vinod Kumar
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (02) : 324 - 336
  • [25] Compact two-pattern test set generation for combinational and full scan circuits
    Hamzaoglu, I
    Patel, JH
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 944 - 953
  • [26] A fault avoidance approach with test set generation in combinational circuits using genetic algorithm
    Arya, Namita
    Singh, Amit Prakash
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 1439 - 1445
  • [27] REPROGRAMMABLE FPLA WITH UNIVERSAL TEST SET
    RAJSUMAN, R
    MALAIYA, YK
    JAYASUMANA, AP
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (06): : 437 - 441
  • [28] Principles of substrate crosstalk generation in CMOS circuits
    Briaire, J
    Krisch, KS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (06) : 645 - 653
  • [29] EFFICIENT GENERATION OF TESTS FOR COMBINATIONAL CMOS CIRCUITS
    KARPPI, SC
    JOHNSON, BW
    AYLOR, JH
    PROCEEDINGS : THE TWENTY-FIRST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1989, : 684 - 689
  • [30] Test power optimization techniques for CMOS circuits
    Luo, ZY
    Li, XW
    Li, HW
    Yang, SY
    Min, YH
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 332 - 337