共 50 条
- [21] Minimal Test Set Generation for Input Stuck-at and Bridging Faults in Reversible Circuits TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 234 - 239
- [25] Compact two-pattern test set generation for combinational and full scan circuits INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 944 - 953
- [26] A fault avoidance approach with test set generation in combinational circuits using genetic algorithm PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 1439 - 1445
- [27] REPROGRAMMABLE FPLA WITH UNIVERSAL TEST SET IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (06): : 437 - 441
- [29] EFFICIENT GENERATION OF TESTS FOR COMBINATIONAL CMOS CIRCUITS PROCEEDINGS : THE TWENTY-FIRST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1989, : 684 - 689
- [30] Test power optimization techniques for CMOS circuits PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 332 - 337