I-DDQ TEST AND DIAGNOSIS OF CMOS CIRCUITS

被引：0
|
作者：
ISERN, E
FIGUERAS, J
机构：
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1995年 / 12卷 / 04期
关键词：
D O I：
10.1109/MDT.1995.473314
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Designers must target realistic faults if they desire high-quality test and diagnosis of CMOS circuits. The authors propose a strategy for generating high-quality I-DDQ test patterns for bridging faults. They use a standard ATPG tool for stuck-at faults that adapts to target bridging faults via I-DDQ testing. The authors discuss I-DDQ test set diagnosis capability and specifically generated vectors that can improve diagnosability, and provide test and diagnosis results for benchmark circuits.
引用
收藏
页码：60 / 67
页数：8
相关论文
共 50 条
  • [1] I-DDQ detectable bridges in combinational CMOS circuits
    Isern, E
    Figueras, J
    VLSI DESIGN, 1997, 5 (03) : 241 - 252
  • [2] TEST-GENERATION FOR I-DDQ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS
    BOLLINGER, SW
    MIDKIFF, SF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (11) : 1413 - 1418
  • [3] I-DDQ DETECTABILITY OF BRIDGES IN CMOS SEQUENTIAL-CIRCUITS
    RODRIGUEZMONTANES, R
    FIGUERAS, J
    ELECTRONICS LETTERS, 1994, 30 (01) : 30 - 31
  • [4] An efficient I-DDQ test generation scheme for bridging faults in CMOS digital circuits
    Chen, TH
    Hajj, IN
    Rudnick, EM
    Patel, JH
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 74 - 78
  • [5] REDUCING THE CMOS RAM TEST COMPLEXITY WITH I-DDQ AND VOLTAGE TESTING
    SACHDEV, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 191 - 202
  • [6] Reliability, test, and I-DDQ measurements
    Hawkins, CF
    Keshavarzi, A
    Soden, JM
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 96 - 102
  • [7] Delta I-DDQ Testing of CMOS Data Converters
    Yellampalli, S.
    Srivastava, A.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2009, 4 (1-2): : 63 - 89
  • [8] Possibilities and limitations of I-DDQ Testing in submicron CMOS
    Figueras, J
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 174 - 185
  • [9] Some faults need an I-ddq test
    Makar, SR
    McCluskey, EJ
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 102 - 103
  • [10] I-DDQ test invalidation by break faults
    Dalpasso, M
    Favalli, M
    Olivo, P
    ELECTRONICS LETTERS, 1996, 32 (11) : 994 - 995
12345