Possibilities and limitations of I-DDQ Testing in submicron CMOS

被引：8
|
作者：
Figueras, J
机构：
来源：
SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/ICISS.1997.630258
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
I-DDQ Testing is a well accepted testing approach based on the observation of the quiescent current consumption. Its growing industrial implementation is based on the possibility of detecting defects which scape other more traditional testing methods. However, its application costs are higher and its effectiveness in deep submicron technologies may decrease if the current trend of leakage increase is not stopped by creative innovation.
引用
收藏
页码：174 / 185
页数：12
相关论文
共 50 条
  • [1] I-DDQ testing for submicron CMOS IC technology qualification
    Soden, JM
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 52 - 56
  • [2] A novel built-in current sensor for I-DDQ testing of deep submicron CMOS ICs
    Athan, SP
    Landis, DL
    AlArian, SA
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 118 - 123
  • [3] Delta I-DDQ Testing of CMOS Data Converters
    Yellampalli, S.
    Srivastava, A.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2009, 4 (1-2): : 63 - 89
  • [4] Delta I-DDQ Based Testing of Submicron CMOS Digital-to-Analog Converter Circuits
    Yellampalli, Siva S.
    Srivastava, A.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2008, 3 (3-4): : 341 - 353
  • [5] Possibilities and limitations of IDDQ testing in submicron CMOS
    Figueras, J
    Ferre, A
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (04): : 352 - 359
  • [6] I-DDQ testing experiments for various CMOS logic design structures
    Toukmaji, A
    Helms, R
    Makki, R
    Mikhail, W
    Toole, P
    VLSI DESIGN, 1997, 5 (03) : 253 - 271
  • [7] REDUCING THE CMOS RAM TEST COMPLEXITY WITH I-DDQ AND VOLTAGE TESTING
    SACHDEV, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 191 - 202
  • [8] I-DDQ TEST AND DIAGNOSIS OF CMOS CIRCUITS
    ISERN, E
    FIGUERAS, J
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 60 - 67
  • [9] TEST-GENERATION FOR I-DDQ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS
    BOLLINGER, SW
    MIDKIFF, SF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (11) : 1413 - 1418
  • [10] I-DDQ detectable bridges in combinational CMOS circuits
    Isern, E
    Figueras, J
    VLSI DESIGN, 1997, 5 (03) : 241 - 252
12345