Possibilities and limitations of I-DDQ Testing in submicron CMOS

被引：8
|
作者：
Figueras, J
机构：
来源：
SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/ICISS.1997.630258
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
I-DDQ Testing is a well accepted testing approach based on the observation of the quiescent current consumption. Its growing industrial implementation is based on the possibility of detecting defects which scape other more traditional testing methods. However, its application costs are higher and its effectiveness in deep submicron technologies may decrease if the current trend of leakage increase is not stopped by creative innovation.
引用
收藏
页码：174 / 185
页数：12
相关论文
共 50 条
  • [31] Much ado about I-DDQ
    Jacob, G
    EE-EVALUATION ENGINEERING, 1997, 36 (03): : 126 - +
  • [32] I-DDQ testable dynamic PLAs
    Sachdev, M
    Kerkhoff, H
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 17 - 22
  • [33] More ado about I-DDQ ...
    Prilik, R
    EE-EVALUATION ENGINEERING, 1997, 36 (06): : 11 - 11
  • [34] Reliability, test, and I-DDQ measurements
    Hawkins, CF
    Keshavarzi, A
    Soden, JM
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 96 - 102
  • [35] Feasibility of employing an I-DDQ output amplifier in deep submicron built-in current sensors
    Athan, SP
    Landis, DL
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 68 - 72
  • [36] ACHIEVING I-DDQ/I-SSQ PRODUCTION TESTING WITH QUIC-MON
    WALLQUIST, KM
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 62 - 69
  • [37] EFFECTIVENESS OF I(DDQ) TESTING IN CMOS LSI
    SHIBATA, H
    NISHIGUCHI, M
    TANAKA, K
    KANDORI, H
    MATSUMOTO, H
    TATSUMI, K
    NISHIKAWA, S
    EHIRO, M
    KITAMORI, H
    SHARP TECHNICAL JOURNAL, 1994, (59): : 47 - 51
  • [38] Input pattern classification for detection of stuck-ON and bridging faults using I-DDQ testing in BiCMOS and CMOS circuits
    Menon, SM
    Malaiya, YK
    Jayasumana, AP
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 545 - 546
  • [39] An efficient I-DDQ test generation scheme for bridging faults in CMOS digital circuits
    Chen, TH
    Hajj, IN
    Rudnick, EM
    Patel, JH
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 74 - 78
  • [40] Standard cell library characterization for setting current limits for I-DDQ testing
    Millman, SD
    Acken, JM
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 41 - 44
12345