Dynamic test set generation for analog circuits and systems

被引：1
|
作者：
Huynh, S [1 ]
Kim, SW [1 ]
Soma, M [1 ]
Zhang, JY [1 ]
机构：
[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
来源：
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/ATS.1998.741639
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present an approach to construct a set of dynamic rest signals for analog circuits and systems. Testability transfer factors are introduced and we use them as the basis to construct an efficient test set. Fault detectability mid fault coverage are defined Two circuits from the suite of analog and mixed-signal circuits [3] are used to evaluate our approach. The fault coverage is 100% for both circuits studied. The approach presented may be used to construct inputs signals for rile selection of an external stimulus applied through an arbitrary waveform generator.
引用
收藏
页码：360 / 365
页数：6
相关论文
共 50 条
  • [21] Test generation for specification test of analog circuits using efficient test response observation methods
    Halder, A
    Chatterjee, A
    MICROELECTRONICS JOURNAL, 2005, 36 (09) : 820 - 832
  • [22] Automatic Structural Test Generation for Analog Circuits using Neural Twins
    Talukdar, Jonti
    Chaudhuri, Arjun
    Bhattacharya, Mayukh
    Chakrabarty, Krishnendu
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 145 - 154
  • [23] A novel test generation approach for parametric faults in linear analog circuits
    Zheng, HH
    Balivada, A
    Abraham, JA
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 470 - 475
  • [24] A test paradigm for analog and mixed-signal circuits and systems
    Wang, CP
    Hatzopoulos, AA
    Wey, CL
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 194 - 197
  • [25] Automatic test generation for analog circuits using compact test transfer function models
    Sahu, B
    Chatterjee, A
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 405 - 410
  • [26] Diagnostic test pattern generation for analog circuits using hierarchical models
    Chakrabarti, S
    Chatterjee, A
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 518 - 523
  • [27] Test generation for fault isolation in analog circuits using behavioral models
    Cherubal, S
    Chatterjee, A
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 19 - 24
  • [28] Automatic test generation of linear analog circuits under parameter variations
    Shi, CJR
    Tian, MW
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 501 - 506
  • [29] Accelerated compact test set generation for three-state circuits
    Konijnenburg, MH
    vanderLinden, JT
    vandeGoor, AJ
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 29 - 38
  • [30] REALISTIC APPROACH TO DETECTION TEST SET GENERATION FOR COMBINATIONAL LOGIC CIRCUITS
    BENNETTS, RG
    COMPUTER JOURNAL, 1972, 15 (03): : 238 - +
12345