A mixed-voltage sensor readout circuit with on-chip calibration and built-in self-test

被引:14
|
作者
Mason, Andrew [1 ]
Chavan, Abhijeet V.
Wise, Kensall D.
机构
[1] Michigan State Univ, Dept Elect & Comp Engn, E Lansing, MI 48824 USA
[2] Guidant Corp, St Paul, MN 55112 USA
[3] Univ Michigan, Dept Elect & Comp Engn, Ctr Wireless Integrated MicroSyst, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
capacitive sensor; electrostatic force feedback; sensor interface; sensor self-test; switched-capacitor (SC);
D O I
10.1109/JSEN.2007.897957
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a mixed-voltage mixed-signal chip for interfacing multiple capacitive transducers to embedded processors in integrated microsystems. A programmable switched-capacitor readout circuit accommodates capacitive sensors from 16 fF to 40 pF and allows self-test and online calibration. The 20 mm(2) chip has a sensitivity of 1.25 mV/ff and is realized in a 1 mu m n-well BiCMOS 2 P/2 M process that permits high-voltage operation, large-value resistors, and nonvolatile on-chip memory. An on-chip charge pump generates voltages up to 30 V that permits transducer electrostatic self-test. In normal operation mode, the chip provides a fast sensor readout consuming only 90 nJ of energy, making it suitable for portable applications.
引用
收藏
页码:1225 / 1232
页数:8
相关论文
共 50 条
  • [41] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [42] Built-in self-test for signal integrity
    Nourani, M
    Attarha, A
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 792 - 797
  • [43] Built-in Self Test Power and Test Time Analysis in On-chip Networks
    Senejani, Mahdieh Nadi
    Ghadiry, Mahdiar
    Ooi, Chia Yee
    Marsono, Muhammad Nadzir
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (04) : 1057 - 1075
  • [44] BUILT-IN SELF-TEST OF DIGITAL DECIMATORS
    ADHAM, S
    KASSAB, M
    RAJSKI, J
    TYSZER, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (07): : 486 - 492
  • [45] Programmable deterministic Built-In Self-Test
    Hakmi, Abdul-Wahid
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Souef, Laurent
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 476 - +
  • [46] Built-in Self Test Power and Test Time Analysis in On-chip Networks
    Mahdieh Nadi Senejani
    Mahdiar Ghadiry
    Chia Yee Ooi
    Muhammad Nadzir Marsono
    Circuits, Systems, and Signal Processing, 2015, 34 : 1057 - 1075
  • [47] Built-in self-test of FPGA interconnect
    Stroud, C
    Wijesuriya, S
    Hamilton, C
    Abramovici, M
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 404 - 411
  • [48] Built-in self-test with an alternating output
    Bogue, T
    Gossel, M
    Jurgensen, H
    Zorian, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 180 - 184
  • [49] Built-in self-test of MEMS accelerometers
    Deb, N
    Blanton, RD
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (01) : 52 - 68
  • [50] LOCST - A BUILT-IN SELF-TEST TECHNIQUE
    LEBLANC, JJ
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (04): : 45 - 52