A mixed-voltage sensor readout circuit with on-chip calibration and built-in self-test

被引:14
|
作者
Mason, Andrew [1 ]
Chavan, Abhijeet V.
Wise, Kensall D.
机构
[1] Michigan State Univ, Dept Elect & Comp Engn, E Lansing, MI 48824 USA
[2] Guidant Corp, St Paul, MN 55112 USA
[3] Univ Michigan, Dept Elect & Comp Engn, Ctr Wireless Integrated MicroSyst, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
capacitive sensor; electrostatic force feedback; sensor interface; sensor self-test; switched-capacitor (SC);
D O I
10.1109/JSEN.2007.897957
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a mixed-voltage mixed-signal chip for interfacing multiple capacitive transducers to embedded processors in integrated microsystems. A programmable switched-capacitor readout circuit accommodates capacitive sensors from 16 fF to 40 pF and allows self-test and online calibration. The 20 mm(2) chip has a sensitivity of 1.25 mV/ff and is realized in a 1 mu m n-well BiCMOS 2 P/2 M process that permits high-voltage operation, large-value resistors, and nonvolatile on-chip memory. An on-chip charge pump generates voltages up to 30 V that permits transducer electrostatic self-test. In normal operation mode, the chip provides a fast sensor readout consuming only 90 nJ of energy, making it suitable for portable applications.
引用
收藏
页码:1225 / 1232
页数:8
相关论文
共 50 条
  • [21] On Built-In Self-Test for Multipliers
    Pulukuri, Mary D.
    Starr, George J.
    Stroud, Charles E.
    IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 25 - 28
  • [22] Built-in self-test for system-on-chip: A case study
    Stroud, C
    Sunwoo, J
    Garimella, S
    Harris, J
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 837 - 846
  • [23] Hierarchical built-in self-test for system-on-chip design
    Chen, HH
    2005 EMERGING INFORMATION TECHNOLOGY CONFERENCE (EITC), 2005, : 155 - 157
  • [24] Built-in Self-Test Methodology for System-on-a -Chip Testing
    Sivanantham, S.
    Tresa, T.
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2017, 76 (03): : 149 - 153
  • [25] BUILT-IN SELF-TEST TECHNIQUES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 21 - 28
  • [26] QBIST: Quantum built-in self-test for any boolean circuit
    Chou, Yao-Hsin
    Kuo, Sy-Yen
    Tsai, I-Ming
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 261 - +
  • [27] An Output Response Analyzer Circuit for ADC Built-in Self-Test
    Hsin-Wen Ting
    Journal of Electronic Testing, 2011, 27 : 455 - 464
  • [28] An Output Response Analyzer Circuit for ADC Built-in Self-Test
    Ting, Hsin-Wen
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (04): : 455 - 464
  • [29] A Built-In Self-Test and In Situ Analog Circuit Optimization Platform
    Lee, Sanghoon
    Shi, Congyin
    Wang, Jiafan
    Sanabria, Adriana
    Osman, Hatem
    Hu, Jiang
    Sanchez-Sinencio, Edgar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) : 3445 - 3458
  • [30] Functional Built-in Delay Binning and Calibration Mechanism for on-Chip at-Speed Self Test
    Chung, Chen-I
    Jhou, Jyun-Sian
    Cheng, Ching-Hwa
    Li, Sih-Yan
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 163 - 168