Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs

被引：16

作者：

Pamarti, S ^{[1
]}

Galton, I

机构：

[1] Rambus Inc, Los Altos, CA 94022 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 11期

关键词：

delta-sigma modulator; fractional-N PLL; phased-locked loop (PLL); segmented digital-to-analog converter (DAC); synthesizer;

D O I：

10.1109/TCSII.2003.819117

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A theoretical analysis of a recently proposed phase-noise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in DeltaSigma fractional-N phased-locked loops (PLLs) is presented. The limits imposed by circuit errors and PLL dynamics on the phase noise and loop bandwidth that can be achieved by PLLs incorporating the technique are quantified. Design guidelines are derived that enable customization of the technique, in terms of PLL target specifications.

引用

页码：829 / 838

页数：10

共 50 条

[31] A Unity Feedback Length-Extend Delta-Sigma Modulator for Fractional-N Frequency Synthesizer
Li, Junjie
Zhang, Youming
Cao, Yunqi
Tang, Xusheng
Huang, Fengyi
2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 143 - 146
[32] Multipath Adaptive Cancellation of Divider Non-Linearity in Fractional-N PLLs
Samori, Carlo
Zanuso, Marco
Levantino, Salvatore
Lacaita, Andrea L.
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 418 - 421
[33] Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizers
Zheng, Jiajun
Xue, Quan
Muto, Fumio
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 130 - +
[34] Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis
Sun, LZ
Lepley, T
Nozahic, F
Bellissant, A
Kwasniewski, T
Heim, B
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 152 - 155
[35] Sigma-delta fractional-N frequency synthesis
Li, Xiaoji
Zheng, Jiyu
Zhao, Li
2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1556 - +
[36] A 5.8-GHz delta-sigma fractional-N frequency synthesizer for IEEE 802.11a applications
Wu, SM
Liu, RY
Chen, WL
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1074 - 1077
[37] Phase noise cancellation for a Σ-Δ fractional-N PLL employing a sample-and-hold element
Liu, Lechang
Li, Binhong
2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3297 - 3300
[38] A reduced complexity 3rd order digital delta-sigma modulator for fractional-N frequency synthesis
Dehghani, R
Atarodi, SM
Bornoosh, B
Kusha, AA
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 615 - 618
[39] Implementation of sigma delta modulator for fractional-N frequency synthesis
Tang, Yi Lian.
Ma, Jian Guo.
Xiong, Fei.
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 497 - 499
[40] A 2.4-GHz ISM Band Delta-Sigma Fractional-N Frequency Synthesizer with Automatic Calibration Technique
Cheng, Shiwei
Zhang, Ke
Cao, Shengguo
Zhou, Xiaofang
Zhou, Dian
COMPUTING AND COMPUTATIONAL TECHNIQUES IN SCIENCES, 2008, : 247 - +

← 1 2 3 4 5 →