Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizers

被引：0

作者：

Zheng, Jiajun ^{[1
]}

Xue, Quan ^{[1
]}

Muto, Fumio ^{[2
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Cyrips Pte Ltd, Singapore 117674, Singapore

来源：

2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009) | 2009年

关键词：

Digital delta-sigma modulator(DDSM); exact sequence length; fractional-N frequency synthesizer; Multistage noise shaping(MASH);

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The formulae for calculating the exact sequence lengths of multi-stage noise shaping (MASH) digital delta-sigma modulator (DDSM) for any irreducible rational input constant without initial condition are presented in this paper. The sequence lengths are determined by the order of MASH DDSM and the denominator of the input. The factor of the sequence length as a function of the denominator of the input has period that is determined by the order of MASH DDSM. The periods of the factors of the sequence lengths are 1,2,6,6,30 and 30 for the first 6 orders respectively. The minimum sequence length is equal to the denominator of the input for all orders. The maximum sequence lengths are 1,2,6,12,60 and 60 times the denominator of the input for the first 6 orders respectively. The formulae provided are suitable for MASH DDSM of orders from 1 to 6 and can be extended to cover higher orders. The simulation and measurement results are provided to support our conclusions.

引用

页码：130 / +

页数：2

共 50 条

[1] Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizer
Zheng, Jiajun
Xue, Quan
Muto, Fumio
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 119 - 123
[2] Mathematical analysis of digital MASH Delta-Sigma modulators for fractional-N frequency synthesizers
Hosseini, Kaveh
Kennedy, Mchael Peter
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 309 - +
[3] A Range of Allowable Number of Input Bits for Tone Free Delta-Sigma Operation in Digital MASH Delta-Sigma Fractional-N Frequency Synthesizers
Telli, Ali
Kale, Izzet
2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 587 - 590
[4] Optimal dithered digital sigma-delta modulators for fractional-N frequency synthesizers
Rodolfo Gonzalez-Diaz, Victor
Angel Garcia-Andrade, Miguel
Espinosa Flores-Verdad, Guillermo
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 563 - 566
[5] Noise shaping with sigma delta modulators in fractional-N synthesizers
Reddy, Ajit
2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 329 - 332
[6] Maximum sequence length MASH digital delta-sigma modulators
Hosseini, Kaveh
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (12) : 2628 - 2638
[7] Design methodology and CAD tools for prototyping delta-sigma fractional-N frequency synthesizers
Arora, Himanshu
Klemmer, Nikolaus
Jochum, Thomas
Wolf, Patrick
RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 150 - +
[8] Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL
Xu, Zule
Lee, Jun Gyu
Masui, Shoichi
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06) : 1065 - 1068
[9] Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis
Kozak, M
Kale, I
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (06): : 1148 - 1162
[10] Efficient Dithering in MASH Sigma-Delta Modulators for Fractional Frequency Synthesizers
Rodolfo Gonzalez-Diaz, Victor
Angel Garcia-Andrade, Miguel
Espinosa Flores-Verdad, Guillermo
Maloberti, Franco
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2394 - 2403

← 1 2 3 4 5 →