Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizers

被引：0
|
作者：
Zheng, Jiajun [1 ]
Xue, Quan [1 ]
Muto, Fumio [2 ]
机构：
[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China
[2] Cyrips Pte Ltd, Singapore 117674, Singapore
来源：
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009) | 2009年
关键词：
Digital delta-sigma modulator(DDSM); exact sequence length; fractional-N frequency synthesizer; Multistage noise shaping(MASH);
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The formulae for calculating the exact sequence lengths of multi-stage noise shaping (MASH) digital delta-sigma modulator (DDSM) for any irreducible rational input constant without initial condition are presented in this paper. The sequence lengths are determined by the order of MASH DDSM and the denominator of the input. The factor of the sequence length as a function of the denominator of the input has period that is determined by the order of MASH DDSM. The periods of the factors of the sequence lengths are 1,2,6,6,30 and 30 for the first 6 orders respectively. The minimum sequence length is equal to the denominator of the input for all orders. The maximum sequence lengths are 1,2,6,12,60 and 60 times the denominator of the input for the first 6 orders respectively. The formulae provided are suitable for MASH DDSM of orders from 1 to 6 and can be extended to cover higher orders. The simulation and measurement results are provided to support our conclusions.
引用
收藏
页码：130 / +
页数：2
相关论文
共 50 条
  • [41] Theory of PLL fractional-N frequency synthesizers
    Marques, A
    Steyaert, M
    Sansen, W
    WIRELESS NETWORKS, 1998, 4 (01) : 79 - 85
  • [42] A 5.8-GHz delta-sigma fractional-N frequency synthesizer for IEEE 802.11a applications
    Wu, SM
    Liu, RY
    Chen, WL
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1074 - 1077
  • [43] Design and simulation of fractional-N frequency synthesizers
    Perrot, MH
    ANALOG CIRCUIT DESIGN: FRACTIONAL-N SYNTHESIZERS, DESIGN FOR ROBUSTNESS, LINE AND BUS DRIVERS, 2003, : 27 - 49
  • [44] Theory of PLL fractional-N frequency synthesizers
    A. Marques
    M. Steyaert
    W. Sansen
    Wireless Networks, 1998, 4 : 79 - 85
  • [45] Implementation of sigma delta modulator for fractional-N frequency synthesis
    Tang, Yi Lian.
    Ma, Jian Guo.
    Xiong, Fei.
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 497 - 499
  • [46] Use of Time Variant Digital Sigma-Delta for Fractional Frequency Synthesizers
    Gonzalez-Diaz, Victor R.
    Perez, Aldo Pena
    Maloberti, Franco
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 169 - 172
  • [47] On the Synthesis of Continuous-Time Sturdy MASH Delta-Sigma Modulators
    Zhang, Jingying
    Sin, Sai-Weng
    Liu, Yan
    Ye, Fan
    Wang, Guoxing
    Ortmanns, Maurits
    Qi, Liang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 356 - 360
  • [48] Multi-loop efficient sturdy MASH delta-sigma modulators
    Maghari, Nima
    Moon, Un-Ku
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1216 - 1219
  • [49] Wandering Spurs in MASH 1-1 Delta-Sigma Modulators
    Donnelly, Yann
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (07) : 2426 - 2439
  • [50] Design of 2.1-4.8GHz Fractional-N Frequency Divider based on Digital Delta-Sigma Modulator and Clock Distribution Technique
    Wu, Po-Hsien
    Cheng, Kai-Lun
    Shen, Ting-Han
    Ma, Chia-Chien
    Kuo, Yue-Fang
    2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 174 - 176
12345