Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizers

被引：0

作者：

Zheng, Jiajun ^{[1
]}

Xue, Quan ^{[1
]}

Muto, Fumio ^{[2
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Cyrips Pte Ltd, Singapore 117674, Singapore

来源：

2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009) | 2009年

关键词：

Digital delta-sigma modulator(DDSM); exact sequence length; fractional-N frequency synthesizer; Multistage noise shaping(MASH);

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The formulae for calculating the exact sequence lengths of multi-stage noise shaping (MASH) digital delta-sigma modulator (DDSM) for any irreducible rational input constant without initial condition are presented in this paper. The sequence lengths are determined by the order of MASH DDSM and the denominator of the input. The factor of the sequence length as a function of the denominator of the input has period that is determined by the order of MASH DDSM. The periods of the factors of the sequence lengths are 1,2,6,6,30 and 30 for the first 6 orders respectively. The minimum sequence length is equal to the denominator of the input for all orders. The maximum sequence lengths are 1,2,6,12,60 and 60 times the denominator of the input for the first 6 orders respectively. The formulae provided are suitable for MASH DDSM of orders from 1 to 6 and can be extended to cover higher orders. The simulation and measurement results are provided to support our conclusions.

引用

页码：130 / +

页数：2

共 50 条

[31] Delta-sigma (ΔΣ) frequency synthesizers for wireless applications
Bakkaloglu, Bertan
Kiaei, Sayfe
Chaudhuri, Bikram
COMPUTER STANDARDS & INTERFACES, 2007, 29 (01) : 19 - 30
[32] Calculation of sequence lengths in MASH 1-1-1 Digital Delta Sigma Modulators with a constant input
Hosseini, Kaveh
Kennedy, Michael Peter
McCarthy, Cathal
2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 13 - +
[33] Sigma-delta fractional-N frequency synthesis
Li, Xiaoji
Zheng, Jiyu
Zhao, Li
2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1556 - +
[34] A Unity Feedback Length-Extend Delta-Sigma Modulator for Fractional-N Frequency Synthesizer
Li, Junjie
Zhang, Youming
Cao, Yunqi
Tang, Xusheng
Huang, Fengyi
2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 143 - 146
[35] The Practical Limits of MASH Delta-Sigma Modulators Designed to Maintain Very Long Controllable Sequence Lengths for Structured Tone Mitigation
Telli, Ali
Kale, Izzet
2009 IEEE 10TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE, 2009, : 314 - 318
[36] Observations and Analysis of Wandering Spurs in MASH-Based Fractional-N Frequency Synthesizers
Mai, Dawei
Mo, Hongjia
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 662 - 666
[37] Design Methodology for a Maximum Sequence Length MASH Digital Delta-Sigma Modulator
Xu, Tao
Condon, Marissa
WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 463 - 468
[38] Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators
Hosseini, Kaveh
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1104 - 1108
[39] Digital Noise Coupled MASH Delta-Sigma Modulator
Rezapour, Ali
Shamsi, Hossein
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 41 - 45
[40] A Delta-Sigma Fractional-N frequency divider for A Phase Lock Loop in 60GHz Transceiver
Wang, Yisheng
Ma, Kaixue
Mahalingam, Nagarajan
Yeo, Kiat Seng
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,

← 1 2 3 4 5 →