Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizers

被引：0

作者：

Zheng, Jiajun ^{[1
]}

Xue, Quan ^{[1
]}

Muto, Fumio ^{[2
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Cyrips Pte Ltd, Singapore 117674, Singapore

来源：

2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009) | 2009年

关键词：

Digital delta-sigma modulator(DDSM); exact sequence length; fractional-N frequency synthesizer; Multistage noise shaping(MASH);

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The formulae for calculating the exact sequence lengths of multi-stage noise shaping (MASH) digital delta-sigma modulator (DDSM) for any irreducible rational input constant without initial condition are presented in this paper. The sequence lengths are determined by the order of MASH DDSM and the denominator of the input. The factor of the sequence length as a function of the denominator of the input has period that is determined by the order of MASH DDSM. The periods of the factors of the sequence lengths are 1,2,6,6,30 and 30 for the first 6 orders respectively. The minimum sequence length is equal to the denominator of the input for all orders. The maximum sequence lengths are 1,2,6,12,60 and 60 times the denominator of the input for the first 6 orders respectively. The formulae provided are suitable for MASH DDSM of orders from 1 to 6 and can be extended to cover higher orders. The simulation and measurement results are provided to support our conclusions.

引用

页码：130 / +

页数：2

共 50 条

[21] A New High SNR Sigma-Delta Modulator for Fractional-N Frequency Synthesizers
Farrokhiyan, K.
Dehghani, R.
ECTI-CON: 2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 561 - 564
[22] Delta-Sigma FDC Based Fractional-N PLLs
Venerus, Christian
Galton, Ian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) : 1274 - 1285
[23] A 1.6-GHz delta-sigma modulated fractional-N frequency synthesizer
Yang, CY
Jiang, KZ
Chen, JW
2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 157 - 160
[24] FPGA implementation of sigma-delta modulators in fractional-N frequency synthesis
Wang, Hongyu
Brennan, Paul V.
Jiang, Dai
ISSCS 2007: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2007, : 233 - +
[25] On ΔΣ fractional-N frequency synthesizers
Zarkeshvari, F
Noel, P
Kwasniewski, T
ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 509 - 512
[26] A reduced complexity 3rd order digital delta-sigma modulator for fractional-N frequency synthesis
Dehghani, R
Atarodi, SM
Bornoosh, B
Kusha, AA
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 615 - 618
[27] Delta-Sigma FDC Enhancements for FDC-Based Digital Fractional-N PLLs
Alvarez-Fontecilla, Enrique
Eissa, Amr, I
Helal, Eslam
Weltin-Wu, Colin
Galton, Ian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 965 - 974
[28] The Delta-Sigma Modulator of Fractional-N Frequency Synthesizer for Wireless Sensors Network Applications
Gao, Zhiqiang
Lan, Jinbao
Liu, Xiaowei
Yin, Liang
MICRO-NANO TECHNOLOGY XV, 2014, 609-610 : 1014 - 1019
[29] Hardware reduction in digital MASH delta-sigma modulators via error masking
Ye, Zhipeng
Kennedy, Michael Peter
PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS, 2008, : 241 - 244
[30] Optimized MASH-SR Divider Controller for Fractional-N Frequency Synthesizers
Mai, Dawei
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (03) : 1057 - 1070

← 1 2 3 4 5 →