Hardware reduction in digital MASH delta-sigma modulators via error masking

被引：0

作者：

Ye, Zhipeng ^{[1
]}

Kennedy, Michael Peter ^{[1
]}

机构：

[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland

来源：

PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS | 2008年

基金：

爱尔兰科学基金会;

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A reduced complexity (RC) digital Multi-stAge noise SHaping (MASH) delta-sigma modulator (DSM) was proposed in [1]. The sequence length is maximized by setting the LSB of the input to "1"; a long word is used for the first modulator in a MASH structure; shorter words are used in subsequent stages. Rules for selecting the wordlengths of each stage are presented in this paper. We show that an appropriate selection of the wordlength for each stage of the DSM can yield similar performance compared with a conventional MASH DSM, but with less hardware and lower power consumption.

引用

页码：241 / 244

页数：4

共 50 条

[1] Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking-Part I: MASH DDSM
Ye, Zhipeng
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (04) : 714 - 726
[2] Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking-Part II: SQ-DDSM
Ye, Zhipeng
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (02) : 112 - 116
[3] Hardware Reduction in Digital Delta-Sigma Modulators Via Bus-Splitting and Error Masking-Part I: Constant Input
Fitzgibbon, Brian
Kennedy, Michael Peter
Maloberti, Franco
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2137 - 2148
[4] Comparative Study of the MASH Digital Delta-Sigma Modulators
Xu, Tao
Condon, Marissa
PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 196 - 199
[5] Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking-Part II: Non-Constant Input
Fitzgibbon, Brian
Kennedy, Michael Peter
Maloberti, Franco
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (09) : 1980 - 1991
[6] Maximum sequence length MASH digital delta-sigma modulators
Hosseini, Kaveh
Kennedy, Michael Peter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (12) : 2628 - 2638
[7] Hardware Reduction of MASH Delta-Sigma Modulator Based on Partially Folded Architecture
Song, Jinook
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) : 967 - 971
[8] Hardware Simplification to the Delta Path in a MASH 111 Delta-Sigma Modulator
Yao, Chia-Yu
Hsieh, Chih-Chun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (04) : 270 - 274
[9] Digital Noise Coupled MASH Delta-Sigma Modulator
Rezapour, Ali
Shamsi, Hossein
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 41 - 45
[10] Mathematical analysis of digital MASH Delta-Sigma modulators for fractional-N frequency synthesizers
Hosseini, Kaveh
Kennedy, Mchael Peter
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 309 - +

← 1 2 3 4 5 →