Hardware reduction in digital MASH delta-sigma modulators via error masking

被引：0
|
作者：
Ye, Zhipeng [1 ]
Kennedy, Michael Peter [1 ]
机构：
[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland
来源：
PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS | 2008年
基金：
爱尔兰科学基金会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A reduced complexity (RC) digital Multi-stAge noise SHaping (MASH) delta-sigma modulator (DSM) was proposed in [1]. The sequence length is maximized by setting the LSB of the input to "1"; a long word is used for the first modulator in a MASH structure; shorter words are used in subsequent stages. Rules for selecting the wordlengths of each stage are presented in this paper. We show that an appropriate selection of the wordlength for each stage of the DSM can yield similar performance compared with a conventional MASH DSM, but with less hardware and lower power consumption.
引用
收藏
页码：241 / 244
页数：4
相关论文
共 50 条
  • [31] Mathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator
    Hosseini, Kaveh
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) : 1105 - 1109
  • [32] Wideband topology for delta-sigma modulators
    Steensgaard, J., 1600, Institute of Electrical and Electronics Engineers Inc., United States (05):
  • [33] Code noise in delta-sigma modulators
    Lindquist, CS
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1012 - 1016
  • [34] Behavioral modeling of delta-sigma modulators
    Davis, AJ
    Fischer, G
    COMPUTER STANDARDS & INTERFACES, 1998, 19 (3-4) : 189 - 203
  • [35] Double sampling delta-sigma modulators
    Yang, HK
    ElMasry, EI
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (07): : 524 - 529
  • [36] Design Methodology for a Maximum Sequence Length MASH Digital Delta-Sigma Modulator
    Xu, Tao
    Condon, Marissa
    WORLD CONGRESS ON ENGINEERING 2009, VOLS I AND II, 2009, : 463 - 468
  • [37] Sensitivity analysis of delta-sigma modulators
    Raahemi, B
    Opal, A
    1997 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS I AND II: ENGINEERING INNOVATION: VOYAGE OF DISCOVERY, 1997, : 110 - 113
  • [38] Correlated Dual-Loop Sturdy MASH Continuous-Time Delta-Sigma Modulators
    Park, Beomsoo
    Han, Changsok
    Maghari, Nima
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (10) : 2934 - 2943
  • [39] Recent advances in the analysis, design and optimization of Digital Delta-Sigma Modulators
    Kennedy, Michael Peter
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2012, 3 (03): : 258 - 286
  • [40] Architectures for Maximum-Sequence-Length Digital Delta-Sigma Modulators
    Hosseini, Kaveh
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1104 - 1108
12345