Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizers

被引：0

作者：

Zheng, Jiajun ^{[1
]}

Xue, Quan ^{[1
]}

Muto, Fumio ^{[2
]}

机构：

[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China

[2] Cyrips Pte Ltd, Singapore 117674, Singapore

来源：

2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009) | 2009年

关键词：

Digital delta-sigma modulator(DDSM); exact sequence length; fractional-N frequency synthesizer; Multistage noise shaping(MASH);

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The formulae for calculating the exact sequence lengths of multi-stage noise shaping (MASH) digital delta-sigma modulator (DDSM) for any irreducible rational input constant without initial condition are presented in this paper. The sequence lengths are determined by the order of MASH DDSM and the denominator of the input. The factor of the sequence length as a function of the denominator of the input has period that is determined by the order of MASH DDSM. The periods of the factors of the sequence lengths are 1,2,6,6,30 and 30 for the first 6 orders respectively. The minimum sequence length is equal to the denominator of the input for all orders. The maximum sequence lengths are 1,2,6,12,60 and 60 times the denominator of the input for the first 6 orders respectively. The formulae provided are suitable for MASH DDSM of orders from 1 to 6 and can be extended to cover higher orders. The simulation and measurement results are provided to support our conclusions.

引用

页码：130 / +

页数：2

共 50 条

[11] Time Variant Digital Sigma-Delta Modulator for Fractional-N Frequency Synthesizers
Maloberti, Franco
Bonizzoni, Edoardo
Surano, Antonio
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 47 - 50
[12] A 5.2GHz CMOS Fractional-N Frequency Synthesizer With a MASH Delta-Sigma Modulator
Chen, Chin-Ying
Ho, Jyh-Jier
Liou, Wan-Rone
Hsiao, Robert Y.
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 738 - +
[13] Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs
Bo Zhou
Yao Li
Fuyuan Zhao
Journal of Electronic Testing, 2019, 35 : 917 - 923
[14] Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs
Zhou, Bo
Li, Yao
Zhao, Fuyuan
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (06): : 917 - 923
[15] Comparative Study of the MASH Digital Delta-Sigma Modulators
Xu, Tao
Condon, Marissa
PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 196 - 199
[16] Delta-sigma fractional-n synthesizers: Enabling next-generation wireless applications
Wight, J
ELECTRONIC PRODUCTS MAGAZINE, 2001, : 13 - 14
[17] A pipelined all-digital Delta-Sigma modulator for Fractional-N frequency synthesis
Kozak, M
Kale, I
Borjak, A
Bourdi, T
IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 1153 - 1157
[18] Observations concerning PFD/CP operating point offset strategies for combatting static charge pump mismatch in fractional-N frequency synthesizers with digital delta-sigma modulators
Kennedy, Michael Peter
Sadeghi, Vahideh Sedat
IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2014, 5 (03): : 349 - 364
[19] Variable modulus delta-sigma modulation in fractional-N frequency synthesis
Borkowski, M. J.
Kostamovaara, J.
ELECTRONICS LETTERS, 2007, 43 (25) : 1399 - 1400
[20] Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis
Sun, LZ
Lepley, T
Nozahic, F
Bellissant, A
Kwasniewski, T
Heim, B
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 152 - 155

← 1 2 3 4 5 →