Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs

被引：16

作者：

Pamarti, S ^{[1
]}

Galton, I

机构：

[1] Rambus Inc, Los Altos, CA 94022 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 11期

关键词：

delta-sigma modulator; fractional-N PLL; phased-locked loop (PLL); segmented digital-to-analog converter (DAC); synthesizer;

D O I：

10.1109/TCSII.2003.819117

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A theoretical analysis of a recently proposed phase-noise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in DeltaSigma fractional-N phased-locked loops (PLLs) is presented. The limits imposed by circuit errors and PLL dynamics on the phase noise and loop bandwidth that can be achieved by PLLs incorporating the technique are quantified. Design guidelines are derived that enable customization of the technique, in terms of PLL target specifications.

引用

页码：829 / 838

页数：10

共 50 条

[21] A Delta-Sigma Fractional-N frequency divider for A Phase Lock Loop in 60GHz Transceiver
Wang, Yisheng
Ma, Kaixue
Mahalingam, Nagarajan
Yeo, Kiat Seng
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[22] Delta-sigma fractional-n synthesizers: Enabling next-generation wireless applications
Wight, J
ELECTRONIC PRODUCTS MAGAZINE, 2001, : 13 - 14
[23] Phase-noise driven system design of fractional-N frequency synthesizers and validation with measured results
Arora, Himanshu
Klemmer, Nikolaus
Jochum, Thomas
Wolf, Patrick
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 133 - +
[24] A pipelined all-digital Delta-Sigma modulator for Fractional-N frequency synthesis
Kozak, M
Kale, I
Borjak, A
Bourdi, T
IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 1153 - 1157
[25] The Delta-Sigma Modulator of Fractional-N Frequency Synthesizer for Wireless Sensors Network Applications
Gao, Zhiqiang
Lan, Jinbao
Liu, Xiaowei
Yin, Liang
MICRO-NANO TECHNOLOGY XV, 2014, 609-610 : 1014 - 1019
[26] Mathematical analysis of digital MASH Delta-Sigma modulators for fractional-N frequency synthesizers
Hosseini, Kaveh
Kennedy, Mchael Peter
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 309 - +
[27] Optimal Quantization Noise Management in Wideband Fractional-N PLLs
Callegari, Sergio
Bizzarri, Federico
Brambilla, Angelo
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 561 - 564
[28] A Range of Allowable Number of Input Bits for Tone Free Delta-Sigma Operation in Digital MASH Delta-Sigma Fractional-N Frequency Synthesizers
Telli, Ali
Kale, Izzet
2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 587 - 590
[29] A 5.2GHz CMOS Fractional-N Frequency Synthesizer With a MASH Delta-Sigma Modulator
Chen, Chin-Ying
Ho, Jyh-Jier
Liou, Wan-Rone
Hsiao, Robert Y.
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 738 - +
[30] Exact Sequence Lengths in MASH Digital Delta-Sigma Modulators for fractional-N Frequency Synthesizer
Zheng, Jiajun
Xue, Quan
Muto, Fumio
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 119 - 123

← 1 2 3 4 5 →