Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs

被引：16

作者：

Pamarti, S ^{[1
]}

Galton, I

机构：

[1] Rambus Inc, Los Altos, CA 94022 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 11期

关键词：

delta-sigma modulator; fractional-N PLL; phased-locked loop (PLL); segmented digital-to-analog converter (DAC); synthesizer;

D O I：

10.1109/TCSII.2003.819117

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A theoretical analysis of a recently proposed phase-noise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in DeltaSigma fractional-N phased-locked loops (PLLs) is presented. The limits imposed by circuit errors and PLL dynamics on the phase noise and loop bandwidth that can be achieved by PLLs incorporating the technique are quantified. Design guidelines are derived that enable customization of the technique, in terms of PLL target specifications.

引用

页码：829 / 838

页数：10

共 50 条

[41] Design of 2.1-4.8GHz Fractional-N Frequency Divider based on Digital Delta-Sigma Modulator and Clock Distribution Technique
Wu, Po-Hsien
Cheng, Kai-Lun
Shen, Ting-Han
Ma, Chia-Chien
Kuo, Yue-Fang
2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 174 - 176
[42] A Fractional-N Frequency Synthesizer using High-OSR Delta-Sigma Modulator and Nested-PLL
Park, Pyoungwon
Park, Dongmin
Cho, SeongHwan
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[43] Delta-Sigma Modulation for Noise Cancellation in 5G-Compliant Network
Ioana Marcu
Ionuţ Pirnog
Carmen Voicu
Ana-Maria-Claudia Drăgulinescu
Wireless Personal Communications, 2022, 126 : 81 - 95
[44] Delta-Sigma Modulation for Noise Cancellation in 5G-Compliant Network
Marcu, Ioana
Pirnog, Ionut
Voicu, Carmen
Dragulinescu, Ana-Maria-Claudia
WIRELESS PERSONAL COMMUNICATIONS, 2022, 126 (01) : 81 - 95
[45] A Noise and Spur Reduction Technique for ΔΣ Fractional-N Bang-Bang PLLs with Embedded Phase Domain Filtering
Huang, Xiaohua
Zeng, Kunnong
Rhee, Woogeun
Wang, Zhihua
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[46] A Spur Elimination Technique for Phase Interpolation-Based Fractional-N PLLs
Pamarti, Sudhakar
Delshadpour, Siamak
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1639 - 1647
[47] Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs
Kucharski, M.
Herzel, F.
ADVANCES IN RADIO SCIENCE, 2015, 13 : 133 - 139
[48] Phase Noise Measurement Techniques Using Delta-Sigma TDC
Osawa, Yusuke
Hirabayashi, Daiki
Harigai, Naohiro
Kobayashi, Haruo
Niitsu, Kiichi
Kobayashi, Osamu
2014 19TH INTERNATIONAL MIXED-SIGNALS, SENSORS AND SYSTEMS TEST WORKSHOP (IMS3TW), 2014,
[49] A delta-sigma frequency synthesizer with enhanced phase noise performance
Bourdi, T
Borjak, A
Kale, I
IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 247 - 251
[50] On the Design of Optimal Noise Transfer Functions for Delta-Sigma Modulators
Kidambi, Sunder
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (03) : 392 - 396

← 1 2 3 4 5 →