Automatic Transformation of SystemC Designs to Speed Up Simulation

被引：0

作者：

Petrov, Maxim ^{[1
]}

Gagarski, Kirill ^{[1
]}

Moiseev, Mikhail ^{[2
]}

机构：

[1] St Petersburg Polytech Univ, St Petersburg, Russia

[2] Intel Corp, Santa Clara, CA 95051 USA

来源：

PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

SystemC language is widely used for hardware design and verification. Simulation of large SystemC designs may be quite time-consuming, that limits its applicability, especially in virtual platforms. In this paper we propose an approach to speed up simulation of synthesizable SystemC designs. The approach is based on automatic transformation of the design to equivalent one with event-based synchronization, which simulation is much faster. Our approach is implemented in the SCAccel tool and a SystemC kernel patch, which are available to download. The evaluation results for a real world system-on-chip show performance boost 1.6 ... 41 times, depends on testbench and system configuration.

引用

页数：4

共 50 条

[1] Towards a faster simulation of SystemC designs
Habibi, Ali
Moinudeen, Haja
Samarah, Amer
Tahar, Sofiene
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 418 - +
[2] Power specification, simulation and verification of SystemC designs
Gagarski, Kirill
Petrov, Maxim
Moiseev, Mikhail
Klotchkov, Ilya
PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
[3] Checkers for SystemC designs
Grosse, D
Drechsler, R
SECOND ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2004, : 171 - 178
[4] Visualization of SystemC designs
Genz, Christian
Drechsler, Rolf
Angst, Gerhard
Linhard, Lothar
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 413 - +
[5] SystemC-Based Loose Models for Simulation Speed-Up by Abstraction of RTL IP Cores
Abrar, Syed Saif
Jenihhin, Maksim
Raik, Jaan
2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 71 - 74
[6] Speeding up SystemC simulation through process splitting
Naguib, Youssef N.
Guindi, Rafik S.
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 111 - 116
[7] Speeding Up Simulation of SystemC Using Model Checking
Blanc, Nicolas
Kroening, Daniel
FORMAL METHODS: FOUNDATIONS AND APPLICATIONS, 2009, 5902 : 1 - +
[8] System exploration of SystemC designs
Genz, Christian
Drechsler, Rolf
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 335 - +
[9] Analyzing SystemC Designs: SystemC Analysis Approaches for Varying Applications
Stoppe, Jannis
Drechsler, Rolf
SENSORS, 2015, 15 (05) : 10399 - 10421
[10] Concolic Testing of SystemC Designs
Lin, Bin
Cong, Kai
Yang, Zhenkun
Liao, Zhigang
Zhan, Tao
Havlicek, Christopher
Xie, Fei
2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 1 - 7

← 1 2 3 4 5 →