Automatic Transformation of SystemC Designs to Speed Up Simulation

被引：0

作者：

Petrov, Maxim ^{[1
]}

Gagarski, Kirill ^{[1
]}

Moiseev, Mikhail ^{[2
]}

机构：

[1] St Petersburg Polytech Univ, St Petersburg, Russia

[2] Intel Corp, Santa Clara, CA 95051 USA

来源：

PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

SystemC language is widely used for hardware design and verification. Simulation of large SystemC designs may be quite time-consuming, that limits its applicability, especially in virtual platforms. In this paper we propose an approach to speed up simulation of synthesizable SystemC designs. The approach is based on automatic transformation of the design to equivalent one with event-based synchronization, which simulation is much faster. Our approach is implemented in the SCAccel tool and a SystemC kernel patch, which are available to download. The evaluation results for a real world system-on-chip show performance boost 1.6 ... 41 times, depends on testbench and system configuration.

引用

页数：4

共 50 条

[21] Automatic Model Transformation for Enterprise Simulation
Liu, Yang
Iijima, Junichi
ADVANCES IN ENTERPRISE ENGINEERING VIII, 2014, 174 : 136 - 150
[22] An approach for the verification of SystemC designs using AsmL
Habibi, A
Tahar, S
AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2005, 3707 : 69 - 83
[23] Speed up embedded simulation?
Komanec, R
MODELLING AND SIMULATION 1996, 1996, : 1119 - 1121
[24] Model-driven validation of SystemC designs
Patel, Hiren D.
Shukla, Sandeep K.
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 29 - +
[25] Formal Analysis of SystemC Designs in Process Algebra
Hojjat, Hossein
Mousavi, Mohammad Reza
Sirjani, Marjan
FUNDAMENTA INFORMATICAE, 2011, 107 (01) : 19 - 42
[26] Assertion based verification of PSL for SystemC designs
Habibi, A
Gawanmeh, A
Tahar, S
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 177 - 180
[27] Formal verification of LTL formulas for systemc designs
Grosse, D
Drechsler, R
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 245 - 248
[28] Model-Driven Validation of SystemC Designs
Patel, Hiren D.
Shukla, Sandeep K.
EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
[29] An Effective Approach for Model Checking SystemC Designs
Behjati, Razieh
Sabouri, Hamideh
Razavi, Niloofar
Sirjani, Marjan
2008 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2008, : 56 - 61
[30] Automatic TLM Fault Localization for SystemC
Le, Hoang M.
Grosse, Daniel
Drechsler, Rolf
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1249 - 1262

← 1 2 3 4 5 →