Automatic Transformation of SystemC Designs to Speed Up Simulation

被引：0

作者：

Petrov, Maxim ^{[1
]}

Gagarski, Kirill ^{[1
]}

Moiseev, Mikhail ^{[2
]}

机构：

[1] St Petersburg Polytech Univ, St Petersburg, Russia

[2] Intel Corp, Santa Clara, CA 95051 USA

来源：

PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

SystemC language is widely used for hardware design and verification. Simulation of large SystemC designs may be quite time-consuming, that limits its applicability, especially in virtual platforms. In this paper we propose an approach to speed up simulation of synthesizable SystemC designs. The approach is based on automatic transformation of the design to equivalent one with event-based synchronization, which simulation is much faster. Our approach is implemented in the SCAccel tool and a SystemC kernel patch, which are available to download. The evaluation results for a real world system-on-chip show performance boost 1.6 ... 41 times, depends on testbench and system configuration.

引用

页数：4

共 50 条

[31] Verification requirements for SystemC/C++ designs
Kalinic, Vlada
Electronics World, 2021, 127 (2009): : 24 - 26
[32] Scalable Fault Localization for SystemC TLM Designs
Le, Hoang M.
Grosse, Daniel
Drechsler, Rolf
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 35 - 38
[33] SystemC cosimulation and emulation of multiprocessor SoC designs
Benini, L
Bertozzi, D
Bruni, D
Drago, N
Fummi, F
Poncino, M
COMPUTER, 2003, 36 (04) : 53 - +
[34] New approaches speed up optimization of analog designs
Boyd, S
ELECTRONIC DESIGN, 2000, 48 (20) : 62 - 62
[35] PREASC: Automatic Portion Resilience Evaluation for Approximating SystemC-based Designs Using Regression Analysis Techniques
Goli, Mehran
Drechsler, Rolf
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (05)
[36] Simulation, Design Abstraction, and SystemC
Harcourt, Ed
COMPUTER SCIENCE EDUCATION, 2007, 17 (02) : 87 - 96
[37] Microprocessor modeling and simulation with SystemC
Lu, Yen-Ju
Lin, Chen-Tung
Wu, Chi-Feng
Hwang, Shih-Arn
Lin, Ying-Hsi
2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 4 - +
[38] Speed Up an x86 SAME Simulator Using Synthesizable SystemC Timing Models
An, Jianfeng
Wang, Yi
2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 830 - 833
[39] Compiled Symbolic Simulation for SystemC
Herdt, Vladimir
Le, Hoang M.
Grosse, Daniel
Drechsler, Rolf
2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
[40] Towards an efficient assertion based verification of SystemC designs
Habibi, A
Tahar, S
NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 19 - 22

← 1 2 3 4 5 →