Automatic Transformation of SystemC Designs to Speed Up Simulation

被引：0

作者：

Petrov, Maxim ^{[1
]}

Gagarski, Kirill ^{[1
]}

Moiseev, Mikhail ^{[2
]}

机构：

[1] St Petersburg Polytech Univ, St Petersburg, Russia

[2] Intel Corp, Santa Clara, CA 95051 USA

来源：

PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

SystemC language is widely used for hardware design and verification. Simulation of large SystemC designs may be quite time-consuming, that limits its applicability, especially in virtual platforms. In this paper we propose an approach to speed up simulation of synthesizable SystemC designs. The approach is based on automatic transformation of the design to equivalent one with event-based synchronization, which simulation is much faster. Our approach is implemented in the SCAccel tool and a SystemC kernel patch, which are available to download. The evaluation results for a real world system-on-chip show performance boost 1.6 ... 41 times, depends on testbench and system configuration.

引用

页数：4

共 50 条

[41] Automated Feature Localization for Dynamically Generated SystemC Designs
Stoppe, Jannis
Wille, Robert
Drechsler, Rolf
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 277 - 280
[42] Maintaining consistency between SystemC and RTL system designs
Bruce, Alistair
Nightingale, Andrew
Romdhane, Nizar
Hashmi, M. M. Kamal
Beavis, Steve
Lennard, Christopher
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 85 - +
[43] CheckSyC: An efficient property checker for RTL SystemC designs
Grosse, D
Drechsler, R
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4167 - 4170
[44] Behavioral modeling and simulation of high-speed analog-to-digital converters using systemc
Bjornsen, J
Ytterdal, T
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III: GENERAL & NONLINEAR CIRCUITS AND SYSTEMS, 2003, : 906 - 909
[45] Automatic Data Race Detection in SystemC Models
Zakharov, A. V.
Moiseev, M. J.
AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2012, 46 (07) : 356 - 363
[46] Speeding up simulation time in EEPROM memory designs
Aziza, H.
Delsuc, B.
Portal, J. M.
Nee, D.
IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 285 - 288
[47] Speeding Up in Distributed SystemC Simulations
Galiano, V.
Migallon, H.
Perez-Caparros, D.
Palomino, J. A.
Martinez, M.
INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND ARTIFICIAL INTELLIGENCE 2008, 2009, 50 : 24 - +
[48] Automatic constraint partitioning to speed up CLP execution
Pereira, Marluce Rodrigues
Vargas, Patricia Kayser
Stelling de Castro, Maria Clicia
Franca, Felipe M. G.
Dutra, Ines de Castro
19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 271 - +
[49] AUTOMATIC LCR BRIDGES SPEED UP COMPONENT TESTING
YATES, W
ELECTRONIC PRODUCTS MAGAZINE, 1982, 24 (11): : 35 - 36
[50] On the Transformation of SystemC to AsmL Using Abstract Interpretation
Habibi, Ali
Tahar, Sofiene
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 131 : 39 - 49

← 1 2 3 4 5 →