Automatic Transformation of SystemC Designs to Speed Up Simulation

被引：0

作者：

Petrov, Maxim ^{[1
]}

Gagarski, Kirill ^{[1
]}

Moiseev, Mikhail ^{[2
]}

机构：

[1] St Petersburg Polytech Univ, St Petersburg, Russia

[2] Intel Corp, Santa Clara, CA 95051 USA

来源：

PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

SystemC language is widely used for hardware design and verification. Simulation of large SystemC designs may be quite time-consuming, that limits its applicability, especially in virtual platforms. In this paper we propose an approach to speed up simulation of synthesizable SystemC designs. The approach is based on automatic transformation of the design to equivalent one with event-based synchronization, which simulation is much faster. Our approach is implemented in the SCAccel tool and a SystemC kernel patch, which are available to download. The evaluation results for a real world system-on-chip show performance boost 1.6 ... 41 times, depends on testbench and system configuration.

引用

页数：4

共 50 条

[11] Automatic UVM Environment Generation for Assertion-based and Functional Verification of SystemC Designs
Mefenza, Michael
Yonga, Franck
Bobda, Christophe
2014 15TH INTERNATIONAL MICROPROCESSOR TEST AND VERIFICATION WORKSHOP (MTV 2014), 2015, : 16 - 21
[12] A framework for verification of SystemC designs using SystemC waiting state automata
Harrath, Nesrine
Monsuez, Bruno
Barkaoui, Kamel
Advances in Intelligent Systems and Computing, 2014, 263 : 77 - 104
[13] ATLaS: Automatic Detection of Timing-based Information Leakage Flows for SystemC HLS Designs
Goli, Mehran
Drechsler, Rolf
2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 67 - 72
[14] Symbolic Model Checking on SystemC Designs
Chou, Chun-Nan
Ho, Yen-Sheng
Hsieh, Chiao
Huang, Chung-Yang
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 327 - 333
[15] Runtime deadlock analysis of SystemC designs
Cheung, Eric
Satapathy, Piyush
Pham, Vi
Hsieh, Harry
Chen, Xi
HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 187 - +
[16] Symbolic scheduling of SystemC dataflow designs
Gladigau, Jens
Haubelt, Christian
Teich, Jürgen
Lecture Notes in Electrical Engineering, 2009, 36 LNEE : 183 - 199
[17] Towards Verifying Determinism of SystemC Designs
Le, Hoang M.
Drechsler, Rolf
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
[18] Automatic generation of, geographically distributed, SystemC simulation models for IP/SoC design
Meftali, S
Vennin, J
Dekeyser, JL
Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1496 - 1498
[19] The simulation semantics of SystemC
Mueller, W
Ruf, J
Hoffmann, D
Gerlach, J
Kropf, T
Rosenstiehl, W
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 64 - 70
[20] ASCHyRO: Automatic Fault Localization of SystemC HLS Designs Using a Hybrid Accurate Rank Ordering Technique
Goli, Mehran
Mahzoon, Alireza
Drechsler, Rolf
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 179 - 186

← 1 2 3 4 5 →