Visualization of SystemC designs

被引:5
|
作者
Genz, Christian [1 ]
Drechsler, Rolf [1 ]
Angst, Gerhard [2 ]
Linhard, Lothar [2 ]
机构
[1] Univ Bremen, D-28359 Bremen, Germany
[2] Concept Engn GmbH, D-79111 Freiburg, Germany
关键词
D O I
10.1109/ISCAS.2007.378551
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The open source library SystemC aids the composition of system level designs. The library offers a wide variety of datatypes and a simulation kernel. Both components help to describe VLSI designs very close to the RT level or at the more abstract system level. Since SystemC is based on C++, it allows the integration of several techniques into the model which do not contribute to the model itself, e.g. for verification, system exploration or debugging. But especially for debugging it is helpful to hide all these additional elements. This work addresses the problem of SystemC visualization for debugging backends. Besides displaying a system's behavior and its structure, our approach also excludes non-relevant data which is part of the system description, but does not define its behavior or its structure.
引用
收藏
页码:413 / +
页数:2
相关论文
共 50 条
  • [1] Automated Debugging-Aware Visualization Technique for SystemC HLS Designs
    Goli, Mehran
    Mahzoon, Alireza
    Drechsler, Rolf
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 519 - 526
  • [2] Checkers for SystemC designs
    Grosse, D
    Drechsler, R
    SECOND ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2004, : 171 - 178
  • [3] System exploration of SystemC designs
    Genz, Christian
    Drechsler, Rolf
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 335 - +
  • [4] Analyzing SystemC Designs: SystemC Analysis Approaches for Varying Applications
    Stoppe, Jannis
    Drechsler, Rolf
    SENSORS, 2015, 15 (05) : 10399 - 10421
  • [5] Concolic Testing of SystemC Designs
    Lin, Bin
    Cong, Kai
    Yang, Zhenkun
    Liao, Zhigang
    Zhan, Tao
    Havlicek, Christopher
    Xie, Fei
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 1 - 7
  • [6] A framework for verification of SystemC designs using SystemC waiting state automata
    Harrath, Nesrine
    Monsuez, Bruno
    Barkaoui, Kamel
    Advances in Intelligent Systems and Computing, 2014, 263 : 77 - 104
  • [7] Symbolic Model Checking on SystemC Designs
    Chou, Chun-Nan
    Ho, Yen-Sheng
    Hsieh, Chiao
    Huang, Chung-Yang
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 327 - 333
  • [8] Runtime deadlock analysis of SystemC designs
    Cheung, Eric
    Satapathy, Piyush
    Pham, Vi
    Hsieh, Harry
    Chen, Xi
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 187 - +
  • [9] Towards a faster simulation of SystemC designs
    Habibi, Ali
    Moinudeen, Haja
    Samarah, Amer
    Tahar, Sofiene
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 418 - +
  • [10] Symbolic scheduling of SystemC dataflow designs
    Gladigau, Jens
    Haubelt, Christian
    Teich, Jürgen
    Lecture Notes in Electrical Engineering, 2009, 36 LNEE : 183 - 199