Concolic Testing of SystemC Designs

被引:0
|
作者
Lin, Bin [1 ]
Cong, Kai [2 ]
Yang, Zhenkun [2 ]
Liao, Zhigang [3 ]
Zhan, Tao [4 ]
Havlicek, Christopher [2 ]
Xie, Fei [1 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
[2] Intel Corp, Hillsboro, OR 97124 USA
[3] Virtual Device Technol LLC, Portland, OR 97201 USA
[4] Northwestern Polytech Univ, Sch Comp Sci & Engn, Xian 710072, Shaanxi, Peoples R China
基金
美国国家科学基金会;
关键词
SystemC; concolic testing; code coverage; assertion-based verification; bug detection;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
SystemC is a system-level modelling language widely used in the semiconductor industry. SystemC validation is both necessary and important, since undetected bugs may propagate to final silicon products, which can be extremely expensive and dangerous. However, it is challenging to validate SystemC designs due to their heavy usage of object-oriented features, event-driven simulation semantics, and inherent con-currency. In this paper, we present CTSC, an automated, easy-to-deploy, scalable, and effective binary-level concolic testing framework for SystemC designs. We have implemented CTSC and applied it to an open source SystemC benchmark. In our extensive experiments, the CTSC-generated test cases achieved high code coverage, triggered 14 assertions, and found two severe bugs. In addition, the experiments on two designs with more than 2K lines of SystemC code show that our approach scales to designs of practical sizes.
引用
收藏
页码:1 / 7
页数:7
相关论文
共 50 条
  • [1] Selective Concolic Testing for Hardware Trojan Detection in Behavioral SystemC Designs
    Bin Lin
    Chen, Jinchao
    Xie, Fei
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 19 - 24
  • [2] An Effective Methodology for Integrating Concolic Testing with SystemC-based Virtual Prototypes
    Tempel, Soeren
    Herdt, Vladimir
    Drechsler, Rolf
    [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 218 - 221
  • [3] Incremental Concolic Testing of Register-Transfer Level Designs
    Witharana, Hasini
    Jayasena, Aruna
    Mishra, Prabhat
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (03)
  • [4] Partial order reduction for scalable testing of SystemC TLM designs
    Kundu, Sudipta
    Ganai, Malay
    Gupta, Rajesh
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 936 - +
  • [5] Checkers for SystemC designs
    Grosse, D
    Drechsler, R
    [J]. SECOND ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2004, : 171 - 178
  • [6] Visualization of SystemC designs
    Genz, Christian
    Drechsler, Rolf
    Angst, Gerhard
    Linhard, Lothar
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 413 - +
  • [7] Coverage Metrics for Verification of Concurrent SystemC Designs Using Mutation Testing
    Sen, Alper
    Abadir, Magdy S.
    [J]. 2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 75 - 81
  • [8] Concolic Testing in CLP
    Mesnard, Fred
    Payet, Etienne
    Vidal, German
    [J]. THEORY AND PRACTICE OF LOGIC PROGRAMMING, 2020, 20 (05) : 671 - 686
  • [9] Hybrid concolic testing
    Majumdar, Rupak
    Sen, Koushik
    [J]. ICSE 2007: 29TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, PROCEEDINGS, 2007, : 416 - +
  • [10] System exploration of SystemC designs
    Genz, Christian
    Drechsler, Rolf
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 335 - +