Visualization of SystemC designs

被引:5
|
作者
Genz, Christian [1 ]
Drechsler, Rolf [1 ]
Angst, Gerhard [2 ]
Linhard, Lothar [2 ]
机构
[1] Univ Bremen, D-28359 Bremen, Germany
[2] Concept Engn GmbH, D-79111 Freiburg, Germany
关键词
D O I
10.1109/ISCAS.2007.378551
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The open source library SystemC aids the composition of system level designs. The library offers a wide variety of datatypes and a simulation kernel. Both components help to describe VLSI designs very close to the RT level or at the more abstract system level. Since SystemC is based on C++, it allows the integration of several techniques into the model which do not contribute to the model itself, e.g. for verification, system exploration or debugging. But especially for debugging it is helpful to hide all these additional elements. This work addresses the problem of SystemC visualization for debugging backends. Besides displaying a system's behavior and its structure, our approach also excludes non-relevant data which is part of the system description, but does not define its behavior or its structure.
引用
收藏
页码:413 / +
页数:2
相关论文
共 50 条
  • [41] Resilience Evaluation for Approximating SystemC Designs Using Machine Learning Techniques
    Goli, Mehran
    Stoppe, Jannis
    Drechsler, Rolf
    PROCEEDINGS OF THE 2018 29TH INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2018, : 97 - 103
  • [42] Code-coverage based test vector generation for SystemC designs
    Dias, Alair
    da Silva, Diogenes Cecilio
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 198 - +
  • [43] Visualization for multiparameter aircraft designs
    Shaffer, CA
    Knill, DL
    Watson, LT
    VISUALIZATION '98, PROCEEDINGS, 1998, : 491 - +
  • [44] Early Power Estimation in Heterogeneous Designs Using SoCLib and SystemC-AMS
    Pecheux, Francois
    El Abidine, Khouloud Zine
    Greiner, Alain
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 252 - 252
  • [45] A new synchronization policy between PSL checkers and SystemC designs at transaction level
    Lahbib, Younes
    Ghrab, Mohamed-Arafet
    Hechkel, Maher
    Ghenassia, Frank
    Tourki, Rached
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 85 - 90
  • [46] A Semantics-based Translation Method for Automated Verification of SystemC TLM Designs
    Gao, Yanyan
    Li, Xi
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (05): : 685 - 695
  • [47] A Semantics-based Translation Method for Automated Verification of SystemC TLM Designs
    Yanyan Gao
    Xi Li
    Journal of Electronic Testing, 2013, 29 : 685 - 695
  • [48] Laerte++: An object oriented high-level TPG for systemc designs
    Fin, A
    Fummi, F
    LANGUAGES FOR SYSTEM SPECIFICATION: SELECTED CONTRIBUTIONS ON UML, SYSTEMC, SYSTEM VERILOG, MIXED-SIGNAL SYSTEMS, AND PROPERTY SPECIFICATION FROM FDL'03, 2004, : 105 - 117
  • [49] Aspect-oriented techniques for extraction of communication models from SystemC designs
    Jakacki, G
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 262 - 265
  • [50] Formal verification of SystemC designs using a Petri-Net based representation
    Karlsson, Daniel
    Eles, Petru
    Peng, Zebo
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1228 - +