Laerte++: An object oriented high-level TPG for systemc designs

被引:7
|
作者
Fin, A [1 ]
Fummi, F [1 ]
机构
[1] Univ Verona, Dipartimento Informat, I-37100 Verona, Italy
关键词
D O I
10.1007/1-4020-7991-5_7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes Laerte++, a high-level test pattern generator (TPG) for SystemC designs. All necessary features of a high-level TPG (e.g., fault models definition, hierarchical analysis, coverage measurements, etc.) are implemented by exploiting native SystemC characteristics funded on OO principles. The framework robustness and extensibility are guaranteed by an accurate use of software engineering methodologies for the Larte++ classes definition and an extensive use of the Standard Template Library (STL) for data structure definition. Laerte++ allows to set up and run an ex-novo TPG session by adding very few C++ code lines to any SystemC design under test description. The applicability and the efficiency of the presented framework have been confirmed by the analyzed benchmarks.
引用
收藏
页码:105 / 117
页数:13
相关论文
共 50 条
  • [1] Formal Deadlock Checking on High-Level SystemC Designs
    Chou, Chun-Nan
    Hsu, Chang-Hong
    Chao, Yueh-Tung
    Huang, Chung-Yang
    [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 794 - 799
  • [2] Object-oriented high level synthesis based on SystemC
    Grimpe, E
    Oppenheimer, F
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 529 - +
  • [3] AES High-Level SystemC Modeling using Aspect Oriented Programming Approach
    Mestiri, Hassen
    Barraj, Imen
    Machhout, Mohsen
    [J]. ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2021, 11 (01) : 6719 - 6723
  • [4] Nonintrusive high-level systemc debugging
    Rogin, Frank
    Fehlauer, Erhard
    Ruelke, Steffen
    Ohnewald, Sebastian
    Berndt, Thomas
    [J]. ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR EMBEDDED SYSTEMS, 2007, : 131 - +
  • [5] A high-level programming paradigm for SystemC
    Thompson, M
    Pimentel, AD
    [J]. COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 530 - 539
  • [6] From high-level Petri nets to SystemC
    Rust, C
    Rettberg, A
    Gossens, K
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2003, : 1032 - 1038
  • [7] AN OBJECT-ORIENTED APPROACH TO HIGH-LEVEL PETRI NETS
    CAMURRI, A
    FRANCHI, P
    VITALE, M
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 213 - 220
  • [8] RT-level TPG exploiting high-level synthesis information
    Chiusano, S
    Corno, F
    Prinetto, P
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 341 - 346
  • [9] A High-Level Synthesis Methodology for Energy and Reliability-Oriented Designs
    Dilek, Selma
    Smri, Rawan
    Tosun, Suleyman
    Dal, Deniz
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (01) : 161 - 174
  • [10] High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs
    Leipnitz, Marcos T.
    Nazar, Gabriel L.
    [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,