Area Optimization in 8T SRAM Cell for Low Power Consumption

被引：0

作者：

Sarker, M. S. Z. ^{[1
]}

Hossain, Mokammel ^{[1
]}

Hossain, Nozmul ^{[1
]}

Rasheduzzaman, Md ^{[1
]}

Islam, Md. Ashraful ^{[2
]}

机构：

[1] IIUC, Dept EEE, Chittagong, Bangladesh

[2] MIU, Dept CSE, Dhaka, Bangladesh

来源：

2015 INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE) | 2015年

关键词：

CMOS logic; SRAM; VLSI; Power Consumption; LOW-VOLTAGE; REDUCTION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Cache memory plays an important role in high speed electronic devices. SRAM is the key element of cache memory. Cache memory is used for their high speed and SRAM is the element which provides speed to the cache. So this work is mainly concentrated on the simulation and analysis of 8T SRAM cells and their comparative analysis of different parameters such as width to length ratio, capacitance and power consumption. All the simulation has been carried out using Microwind and DSCH2 EDA tool.

引用

页码：117 / 120

页数：4

共 50 条

[41] CNTFET 8T SRAM Cell Performance with Near-Threshold Power Supply Scaling
Zhang, Zhe
Delgado-Frias, Jose G.
[J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2123 - 2126
[42] CNTFET-based Data Independent Power Efficient and Robust 8T SRAM Cell
Yalla, Alekhya
Nanda, Umakanta
[J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (06)
[43] Single-ended, robust 8T SRAM cell for low-voltage operation
Wen, Liang
Li, Zhentao
Li, Yong
[J]. MICROELECTRONICS JOURNAL, 2013, 44 (08) : 718 - 728
[44] Hetro8T: power and area efficient approximate heterogeneous 8T SRAM for H.264 video decoder
Bharti, Pramod Kumar
Surana, Neelam
Mekie, Joycee
[J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (06): : 505 - 513
[45] Ultra-Low Voltage Mixed TFET-MOSFET 8T SRAM Cell
Chen, Yin-Nien
Fan, Ming-Long
Hu, Vita Pi-Ho
Su, Pin
Chuang, Ching-Te
[J]. PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 255 - 258
[46] A novel 8T SRAM cell with improved read-SNM
Sil, Abhijit
Ghosh, Soumik
Bayoumi, Magdy
[J]. 2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 253 - 256
[47] A highly reliable radiation hardened 8T SRAM cell design
Lv, Yinghuan
Wang, Qing
Ge, Hao
Xie, Tiantian
Chen, Jing
[J]. MICROELECTRONICS RELIABILITY, 2021, 125
[48] A Novel 8T SRAM Cell with Improved Read and Write Margins
Li, Song
Lin, Zhiting
Zhang, Jiubai
Peng, Yuchun
Wu, Xiulong
[J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED SCIENCE AND ENGINEERING INNOVATION, 2015, 12 : 679 - 682
[49] A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design
Joshi, Rajiv V.
Kanj, Rouwaida
Ramadurai, Vinod
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (05) : 869 - 882
[50] The Optimization of Aging-aware 8T SRAM for FPGA Configuration Memory
Li, Yifei
Zhou, Yuxin
Shu, Yuhao
Chen, Hongyu
Ha, Yajun
[J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,

← 1 2 3 4 5 →