Ferroelectric Vertical Gate-All-Around Field-Effect-Transistors With High Speed, High Density, and Large Memory Window

被引:16
|
作者
Huang, Weixing [1 ,2 ]
Zhu, Huilong [1 ,2 ]
Zhang, Yongkui [1 ]
Yin, Xiaogen [1 ,2 ]
Ai, Xuezheng [1 ]
Li, Junjie [1 ]
Li, Chen [1 ,2 ]
Li, Yangyang [1 ,2 ]
Xie, Lu [1 ,2 ]
Liu, Yongbo [1 ,2 ]
Xiang, Jinjuan [1 ]
Jia, Kunpeng [1 ]
Li, Junfeng [1 ]
Ye, T. C. [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Device & Integrated Technol, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
Ferroelectric; VGAAFET; memory window;
D O I
10.1109/LED.2021.3126771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ferroelectric vertical gate-all-around field-effect-transistor (Fe-VGAAFET) suits a memory cell with a 5 nm technology node and beyond since it is less constrained by gate length, thereby providing sufficient space for the ferroelectric film compared with ferroelectric FinFET (Fe-FinFET) and ferroelectric lateral gate-all-around field-effect-transistors (Fe-LGAAFET). Also, Fe-VGAAFET achieves multilayer vertical stacking, which further increases the integrated density of devices. Here, we develop ferroelectric vertical sandwich gate-all-around field-effect-transistors (Fe-VSAFETs) with large memory windows (the maximum 2.3 V), high program/erase speeds (100 ns), and excellent retention properties using a self-aligned high-kappa metal gate process. Furthermore, vertical nanosheet devices with two channel thicknesses of approximately 16 and 42 nm and nanowire devices with a channel diameter of 30 nm were successfully fabricated, and excellent device characteristics were obtained.
引用
收藏
页码:25 / 28
页数:4
相关论文
共 50 条
  • [41] Random telegraph signals in nanoscale vertical junctionless transistors with gate-all-around
    Grall, Simon
    Kumar, Abhishek
    Jalabert, Laurent
    Kim, Soo-Hyeon
    Larrieut, Guilhem
    Clement, Nicolas
    APPLIED PHYSICS EXPRESS, 2022, 15 (07)
  • [42] High-Performance Gate-All-Around Field Effect Transistors Based on Orderly Arrays of Catalytic Si Nanowire Channels
    Liao, Wei
    Qian, Wentao
    An, Junyang
    Liang, Lei
    Hu, Zhiyan
    Wang, Junzhuan
    Yu, Linwei
    NANO-MICRO LETTERS, 2025, 17 (01)
  • [43] Interface Trap Density of Gate-All-Around Silicon Nanowire Field-Effect Transistors With TiN Gate: Extraction and Compact Model
    Najam, Faraz
    Yu, Yun Seop
    Cho, Keun Hwi
    Yeo, Kyoung Hwan
    Kim, Dong-Won
    Hwang, Jong Seung
    Kim, Sansig
    Hwang, Sung Woo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2457 - 2463
  • [44] Vertical Sandwich Gate-All-Around Field-Effect Transistors With Self-Aligned High-k Metal Gates and Small Effective-Gate-Length Variation
    Yin, Xiaogen
    Zhang, Yongkui
    Zhu, Huilong
    Wang, G. L.
    Li, J. J.
    Du, A. Y.
    Li, C.
    Zhao, L. H.
    Huang, W. X.
    Yang, H.
    Xie, L.
    Ai, X. Z.
    Zhang, Y. B.
    Jia, K. P.
    Wu, Z. H.
    Ma, X. L.
    Zhang, Q. Z.
    Mao, S. J.
    Xiang, J. J.
    Gao, J. F.
    He, X. B.
    Bai, G. B.
    Lu, Y. H.
    Zhou, N.
    Kong, Z. Z.
    Zhang, Y.
    Zhao, J.
    Ma, S. S.
    Xuan, Z. H.
    Li, Y. Y.
    Li, L.
    Zhang, Q. H.
    Han, J. H.
    Chen, R. L.
    Qu, Y.
    Yang, T.
    Luo, J.
    Li, J. F.
    Yin, H. X.
    Radamson, H.
    Zhao, C.
    Wang, W. W.
    Ye, T. C.
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (01) : 8 - 11
  • [45] Positive Bias Temperature Instabilities in Vertical Gate-all-around poly-Si Nanowire Field-effect Transistors
    Yang, Wenjing
    Li, Yuan
    Wang, Bo
    Qian, He
    Chen, Jiezhi
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 175 - 176
  • [46] Threshold Voltage Modeling of Double Gate-All-Around Metal-Oxide-Semiconductor Field-Effect-Transistors (DGAA MOSFETs) Including the Fringing Field Effects
    Kumar, Arun
    Srinivas, P. S. T. N.
    Bhushan, Shiv
    Dubey, Sarvesh
    Singh, Yatendra Kumar
    Tiwari, Pramod Kumar
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (11) : 1555 - 1564
  • [47] Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors
    Lee, Jae Sung
    Seo, Jae Hwa
    Cho, Seongjae
    Lee, Jung-Hee
    Kang, Shin-Won
    Bae, Jin-Hyuk
    Cho, Eou-Sik
    Kang, In Man
    CURRENT APPLIED PHYSICS, 2013, 13 (06) : 1143 - 1149
  • [48] Atomistic modeling of gate-all-around Si-nanowire field-effect transistors
    Pecchia, Alessandro
    Salamandra, Luigi
    Latessa, Luca
    Aradi, Balint
    Frauenheim, Thomas
    Di Carlo, Aldo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3159 - 3167
  • [49] Stacked Nanosheet Gate-All-Around Morphotropic Phase Boundary Field-Effect Transistors
    Kim, Sihyun
    Kim, Hyun-Min
    Kwon, Ki-Ryun
    Kwon, Daewoong
    ADVANCED SCIENCE, 2025,
  • [50] Dual-Gate and Gate-All-Around Polycrystalline Silicon Nanowires Field Effect Transistors: Simulation and Characterization
    Salaun, A-C.
    Le Borgne, B.
    Pichon, L.
    THIN FILM TRANSISTOR TECHNOLOGIES 14 (TFTT 14), 2018, 86 (11): : 79 - 88