Ferroelectric Vertical Gate-All-Around Field-Effect-Transistors With High Speed, High Density, and Large Memory Window

被引:16
|
作者
Huang, Weixing [1 ,2 ]
Zhu, Huilong [1 ,2 ]
Zhang, Yongkui [1 ]
Yin, Xiaogen [1 ,2 ]
Ai, Xuezheng [1 ]
Li, Junjie [1 ]
Li, Chen [1 ,2 ]
Li, Yangyang [1 ,2 ]
Xie, Lu [1 ,2 ]
Liu, Yongbo [1 ,2 ]
Xiang, Jinjuan [1 ]
Jia, Kunpeng [1 ]
Li, Junfeng [1 ]
Ye, T. C. [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Device & Integrated Technol, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
Ferroelectric; VGAAFET; memory window;
D O I
10.1109/LED.2021.3126771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ferroelectric vertical gate-all-around field-effect-transistor (Fe-VGAAFET) suits a memory cell with a 5 nm technology node and beyond since it is less constrained by gate length, thereby providing sufficient space for the ferroelectric film compared with ferroelectric FinFET (Fe-FinFET) and ferroelectric lateral gate-all-around field-effect-transistors (Fe-LGAAFET). Also, Fe-VGAAFET achieves multilayer vertical stacking, which further increases the integrated density of devices. Here, we develop ferroelectric vertical sandwich gate-all-around field-effect-transistors (Fe-VSAFETs) with large memory windows (the maximum 2.3 V), high program/erase speeds (100 ns), and excellent retention properties using a self-aligned high-kappa metal gate process. Furthermore, vertical nanosheet devices with two channel thicknesses of approximately 16 and 42 nm and nanowire devices with a channel diameter of 30 nm were successfully fabricated, and excellent device characteristics were obtained.
引用
收藏
页码:25 / 28
页数:4
相关论文
共 50 条
  • [21] Encapsulated gate-all-around InAs nanowire field-effect transistors
    Sasaki, Satoshi
    Tateno, Kouta
    Zhang, Guoqiang
    Suominen, Henri
    Harada, Yuichi
    Saito, Shiro
    Fujiwara, Akira
    Sogawa, Tetsuomi
    Muraki, Koji
    APPLIED PHYSICS LETTERS, 2013, 103 (21)
  • [22] Gate-All-Around Silicon Nanowire Field Effect Transistor Behavior at High Gate Voltages
    Nekovei, Reza
    Shiri, Daryoush
    Verma, Amit
    2024 IEEE 14TH INTERNATIONAL CONFERENCE NANOMATERIALS: APPLICATIONS & PROPERTIES, NAP 2024, 2024,
  • [23] Signature of electrothermal transport in 18 nm vertical junctionless gate-all-around nanowire field effect transistors
    Rezgui, Houssem
    Wang, Yifan
    Mukherjee, Chhandak
    Deng, Marina
    Maneux, Cristell
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2025, 58 (02)
  • [24] Demonstration of Germanium Vertical Gate-All-Around Field-Effect Transistors Featured by Self-Aligned High-κ Metal Gates with Record High Performance
    Xie, Lu
    Zhu, Huilong
    Zhang, Yongkui
    Ai, Xuezheng
    Li, Junjie
    Wang, Guilei
    Liu, Jinbiao
    Du, Anyan
    Yang, Hong
    Yin, Xiaogen
    Huang, Weixing
    Li, Chen
    Li, Yangyang
    Wang, Qi
    Lu, Shunshun
    Kong, Zhenzhen
    Xiang, Jinjuan
    Du, Yong
    Luo, Jun
    Li, Junfeng
    Radamson, Henry H.
    Wang, Wenwu
    Ye, Tianchun
    ACS NANO, 2023, 17 (22) : 22259 - 22267
  • [25] Achieving short high-quality gate-all-around structures for horizontal nanowire field-effect transistors
    Gluschke, J. G.
    Seidl, J.
    Burke, A. M.
    Lyttleton, R. W.
    Carrad, D. J.
    Ullah, A. R.
    Fahlvik, S.
    Lehmann, S.
    Linke, H.
    Micolich, A. P.
    NANOTECHNOLOGY, 2019, 30 (06)
  • [26] High frequency and noise model of gate-all-around metal-oxide-semiconductor field-effect transistors
    Nae, B.
    Lazaro, A.
    Iniguez, B.
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (07)
  • [27] High Performance Silicon N-channel Gate-All-Around Junctionless Field Effect Transistors by Strain Technology
    Sung, P. -J.
    Cho, T. -C.
    Chen, P. -C.
    Hou, F. -J.
    Lai, C. -H
    Lee, Y. -J.
    Li, Y.
    Samukawa, S.
    Chao, T. -S.
    Wu, W. -F.
    Yeh, W. -K.
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 174 - 175
  • [28] The origin of memory window closure with bipolar stress cycling in silicon ferroelectric field-effect-transistors
    Passlack, Matthias
    Tasneem, Nujhat
    Park, Chinsung
    Ravindran, Prasanna Venkat
    Chen, Hang
    Das, Dipjyoti
    Yu, Shimeng
    Chen, Edward
    Wang, Jer-Fu
    Chang, Chih-Sheng
    Lin, Yu-Ming
    Radu, Iuliana
    Khan, Asif
    JOURNAL OF APPLIED PHYSICS, 2024, 135 (13)
  • [29] Discrete Dopant Effects on Threshold Voltage Variation in Double-Gate and Gate-All-Around Metal-Oxide-Semiconductor Field-Effect-Transistors
    Mori, Nobuya
    Kamakura, Yoshinari
    Mil'nikov, Genaddy
    Minari, Hideki
    TECHNOLOGY EVOLUTION FOR SILICON NANO-ELECTRONICS, 2011, 470 : 218 - 223
  • [30] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    刘颖
    何进
    陈文新
    杜彩霞
    叶韵
    赵巍
    吴文
    邓婉玲
    王文平
    ChinesePhysicsB, 2014, 23 (09) : 373 - 378