Ferroelectric Vertical Gate-All-Around Field-Effect-Transistors With High Speed, High Density, and Large Memory Window

被引:16
|
作者
Huang, Weixing [1 ,2 ]
Zhu, Huilong [1 ,2 ]
Zhang, Yongkui [1 ]
Yin, Xiaogen [1 ,2 ]
Ai, Xuezheng [1 ]
Li, Junjie [1 ]
Li, Chen [1 ,2 ]
Li, Yangyang [1 ,2 ]
Xie, Lu [1 ,2 ]
Liu, Yongbo [1 ,2 ]
Xiang, Jinjuan [1 ]
Jia, Kunpeng [1 ]
Li, Junfeng [1 ]
Ye, T. C. [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Device & Integrated Technol, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
Ferroelectric; VGAAFET; memory window;
D O I
10.1109/LED.2021.3126771
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ferroelectric vertical gate-all-around field-effect-transistor (Fe-VGAAFET) suits a memory cell with a 5 nm technology node and beyond since it is less constrained by gate length, thereby providing sufficient space for the ferroelectric film compared with ferroelectric FinFET (Fe-FinFET) and ferroelectric lateral gate-all-around field-effect-transistors (Fe-LGAAFET). Also, Fe-VGAAFET achieves multilayer vertical stacking, which further increases the integrated density of devices. Here, we develop ferroelectric vertical sandwich gate-all-around field-effect-transistors (Fe-VSAFETs) with large memory windows (the maximum 2.3 V), high program/erase speeds (100 ns), and excellent retention properties using a self-aligned high-kappa metal gate process. Furthermore, vertical nanosheet devices with two channel thicknesses of approximately 16 and 42 nm and nanowire devices with a channel diameter of 30 nm were successfully fabricated, and excellent device characteristics were obtained.
引用
收藏
页码:25 / 28
页数:4
相关论文
共 50 条
  • [31] Recent Developments in Negative Capacitance Gate-All-Around Field Effect Transistors: A Review
    Qin, Laixiang
    Li, Chunlai
    Wei, Yiqun
    Hu, Guoqing
    Chen, Jingbiao
    Li, Yi
    Du, Caixia
    Xu, Zhangwei
    Wang, Xiumei
    He, Jin
    IEEE ACCESS, 2023, 11 : 14028 - 14042
  • [32] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    Liu Ying
    He Jin
    Chan Mansun
    Du Cai-Xia
    Ye Yun
    Zhao Wei
    Wu Wen
    Deng Wan-Ling
    Wang Wen-Ping
    CHINESE PHYSICS B, 2014, 23 (09)
  • [33] Smooth plasma etching of GeSn nanowires for gate-all-around field effect transistors
    Eustache, E.
    Mahjoub, M. A.
    Guerfi, Y.
    Labau, S.
    Aubin, J.
    Hartmann, J. M.
    Bassani, F.
    David, S.
    Salem, B.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (06)
  • [34] High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High-κ/Metal Gate
    Zhai, Yujia
    Mathew, Leo
    Rao, Rajesh
    Palard, Marylene
    Chopra, Sonali
    Ekerdt, John G.
    Register, Leonard F.
    Banerjee, Sanjay K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3896 - 3900
  • [35] Junctionless gate-all-around nanowire field-effect transistors with an extended gate in biomolecule detection
    Chen, Chih-Wei
    Lin, Ru-Zheng
    Chiang, Li-Chuan
    Pan, Fu-Ming
    Sheu, Jeng-Tzong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (02)
  • [36] A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors
    Dixit A.
    Gupta N.
    International Journal of Engineering, Transactions A: Basics, 2021, 34 (07): : 1718 - 1724
  • [37] Modeling the Parasitic Resistances and Capacitances of Advanced Vertical Gate-All-Around Transistors
    Peng, Baokang
    Chen, Sihao
    Li, Yu
    Zhang, Lining
    Wu, Heng
    Li, Ming
    Wang, Runsheng
    Huang, Ru
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 461 - 467
  • [38] High Speed and Large Memory Window Ferroelectric HfZrO2 FinFET for High-Density Nonvolatile Memory
    Yan, Siao-Cheng
    Lan, Guan-Min
    Sun, Chong-Jhe
    Chen, Ya-Han
    Wu, Chen-Han
    Peng, Hao-Kai
    Lin, Yu-Hsien
    Wu, Yung-Hsien
    Wu, Yung-Chun
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (09) : 1307 - 1310
  • [39] Characteristics of Gate-All-Around Hetero-Gate-Dielectric Tunneling Field-Effect Transistors
    Lee, Jae Sung
    Choi, Woo Young
    Kang, In Man
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (06)
  • [40] A Compact Model of Gate Capacitance in Ballistic Gate-all-around Carbon Nanotube Field Effect Transistors
    Dixit, A.
    Gupta, N.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2021, 34 (07): : 1718 - 1724