Performance of Stacked Nanosheets Gate-All-Around and Multi-Gate Thin-Film-Transistors

被引：16

作者：

Lin, Yu-Ru ^{[1
]}

Yang, Yi-Yun ^{[1
]}

Lin, Yu-Hsien ^{[2
]}

Kurniawan, Erry Dwi ^{[1
,3
,4
]}

Yeh, Mu-Shin ^{[5
]}

Chen, Lun-Chun ^{[1
,6
]}

Wu, Yung-Chun ^{[1
]}

机构：

[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 300, Taiwan

[2] Natl United Univ, Dept Elect Engn, Miaoli 36003, Taiwan

[3] Acad Sinica, Taiwan Int Grad Program, Nano Sci & Technol Program, Hsinchu 300, Taiwan

[4] Natl Tsing Hua Univ, Hsinchu 300, Taiwan

[5] Natl Appl Res Labs, Natl Nano Device Labs, Hsinchu 300, Taiwan

[6] eMemory Technol Inc, Business Grp 1, Prod Div 2, Hsinchu 30265, Taiwan

来源：

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | 2018年 / 6卷 / 01期

关键词：

Thin-film transistor (TFT); gate-all-around (GAA); Nanosheet (NS); stacked structure;

D O I：

10.1109/JEDS.2018.2873008

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This comprehensive study of the horizontally p-type stacked nanosheets inversion mode thin-film transistor with gate-all-around (SNS-GAATFT) and multi-gate (SNS- EFT) structures. The stacked nanosheets device structure, fabrication, and electrical characteristics are analyzed. The SNS-GAATFT reveals better performance to multi-gate SNS-TFT. The proposed inversion mode SNS-TFT has properties of the easy process with low cost and compatible with all 3-D Si CMOS and AMOLED applications. Moreover, the SNS-GAAEFT is suitable for future monolithic 3-D IC for 2015's ITRS technology roadmap for the year 2024-2030.

引用

页码：1187 / 1191

页数：5

共 50 条

[41] Comparative analysis of capacitorless DRAM performance according to stacked junctionless gate-all-around structures
Hwang, Jihye
Yun, Ilgu
[J]. Solid-State Electronics, 2025, 223
[42] Exploration of Negative Capacitance in Gate-All-Around Si Nanosheet Transistors
Sakib, Fahimul Islam
Hasan, Md. Azizul
Hossain, Mainul
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 5236 - 5242
[43] CHARACTERISTICS OF NMOS/GAA (GATE-ALL-AROUND) TRANSISTORS NEAR THRESHOLD
FRANCIS, P
TERAO, A
FLANDRE, D
VANDEWIELE, F
[J]. MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 815 - 818
[44] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
De Marchi, M.
Sacchetto, D.
Frache, S.
Zhang, J.
Gaillardon, P. -E.
Leblebici, Y.
De Micheli, G.
[J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[45] Performance Evaluation of Stacked Gate-All-Around MOSFETs at 7 and 10 nm Technology Nodes
Wu, Meng-Yen
Chiang, Meng-Hsueh
[J]. PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 169 - 172
[46] Performance Analysis of Sub-10nm Vertically Stacked Gate-All-Around FETs
Mohapatra, E.
Dash, T. P.
Jena, J.
Das, S.
Maiti, C. K.
[J]. PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 331 - 334
[47] Suspended InAsnanowire gate-all-around field-effect transistors
Li, Qiang
Huang, Shaoyun
Pan, Dong
Wang, Jingyun
Zhao, Jianhua
Xu, H. Q.
[J]. APPLIED PHYSICS LETTERS, 2014, 105 (11)
[48] Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors
Fujisawa, Hironori
Ikeda, Kazuma
Nakashima, Seiji
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SF)
[49] Gate-all-around nanosheet transistors go 2D
Chen, Zhihong
[J]. NATURE ELECTRONICS, 2022, 5 (12) : 830 - 831
[50] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
Dey, S.
Dash, T. P.
Das, S.
Mohapatra, E.
Jena, J.
Maiti, C. K.
[J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141

← 1 2 3 4 5 →