Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors

被引:3
|
作者
Fujisawa, Hironori [1 ]
Ikeda, Kazuma [1 ]
Nakashima, Seiji [1 ]
机构
[1] Univ Hyogo, Grad Sch Engn, Dept Elect & Comp Sci, Shosha 2167, Himeji, Hyogo 6712280, Japan
基金
日本学术振兴会;
关键词
ferroelectric thin films; nanowire transistors; ferroelectric gate-all-around transistors; ferroelectric memories; FIELD-EFFECT TRANSISTOR; FET;
D O I
10.35848/1347-4065/ac127c
中图分类号
O59 [应用物理学];
学科分类号
摘要
Ferroelectric gate-all-around (GAA) transistors with a nanowire (NW) channel standing vertically on the substrate would be a potential breakthrough to overcome limitations in the high-integration of ferroelectric memories. In the present study, we fabricated vertical ferroelectric GAA NW transistors (VFGAANWTs) with ZnO NWs (average diameters: 53-193 nm) as the channel, (Hf,Zr)O-2 film (average thicknesses: 9.3-58 nm) as the gate ferroelectric, and Ti as the gate electrode. The channel length was 100-300 nm. The VFGAANWTs showed n-channel operation with on/off ratios of similar to 10, and their on/off states were retained for at least 2 min by the ferroelectric polarization of (Hf,Zr)O-2 after the gate bias was removed, demonstrating the nonvolatile electric field effect in the VFGAANWTs. The results confirm the strong potential of the VFGAANWTs in high-density ferroelectric memory applications.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Guerfi, Youssouf
    Larrieu, Guilhem
    [J]. NANOSCALE RESEARCH LETTERS, 2016, 11
  • [2] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around
    Youssouf Guerfi
    Guilhem Larrieu
    [J]. Nanoscale Research Letters, 2016, 11
  • [3] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [4] Design Optimization of Gate-All-Around Vertical Nanowire Transistors for Future Memory Applications
    Agarwal, T. K.
    Badami, O.
    Ganguly, S.
    Mahapatra, S.
    Saha, D.
    [J]. 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [5] Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths
    Yoon, Jun-Sik
    Rim, Taiuk
    Kim, Jungsik
    Meyyappan, Meyya
    Baek, Chang-Ki
    Jeong, Yoon-Ha
    [J]. APPLIED PHYSICS LETTERS, 2014, 105 (10)
  • [6] Gate-all-around nanowire vertical tunneling FETs by ferroelectric internal voltage amplification
    Thoti, Narasimhulu
    Li, Yiming
    [J]. NANOTECHNOLOGY, 2022, 33 (05)
  • [7] Thermal consideration in nanoscale gate-all-around vertical transistors
    Larrieu, Guilhem
    Rezgui, Houssem
    Kumar, Abhishek
    Muller, Jonas
    Pelloquin, Sylvain
    Wang, Yifan
    Deng, Marina
    Lecestre, Aurelie
    Maneux, Cristell
    Mukherjee, Chhandak
    [J]. 2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 27 - 28
  • [8] Realization of Vertical Ge nanowires for Gate-All-Around transistors
    Liu, M.
    Mertens, K.
    Glass, S.
    Mantl, S.
    Buca, D.
    Zhao, Q. T.
    Trellenkamp, S.
    [J]. 2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 209 - 212
  • [9] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
    Dey, S.
    Dash, T. P.
    Das, S.
    Mohapatra, E.
    Jena, J.
    Maiti, C. K.
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
  • [10] Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors
    Mukherjee, Chhandak
    Larrieu, Guilhem
    Maneux, Cristell
    [J]. 2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,