共 50 条
- [1] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around [J]. NANOSCALE RESEARCH LETTERS, 2016, 11
- [2] Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around [J]. Nanoscale Research Letters, 2016, 11
- [3] Electron Tomography of Gate-All-Around Nanowire Transistors [J]. 16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
- [4] Design Optimization of Gate-All-Around Vertical Nanowire Transistors for Future Memory Applications [J]. 2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
- [7] Thermal consideration in nanoscale gate-all-around vertical transistors [J]. 2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 27 - 28
- [8] Realization of Vertical Ge nanowires for Gate-All-Around transistors [J]. 2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 209 - 212
- [9] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
- [10] Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors [J]. 2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,