Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors

被引:3
|
作者
Fujisawa, Hironori [1 ]
Ikeda, Kazuma [1 ]
Nakashima, Seiji [1 ]
机构
[1] Univ Hyogo, Grad Sch Engn, Dept Elect & Comp Sci, Shosha 2167, Himeji, Hyogo 6712280, Japan
基金
日本学术振兴会;
关键词
ferroelectric thin films; nanowire transistors; ferroelectric gate-all-around transistors; ferroelectric memories; FIELD-EFFECT TRANSISTOR; FET;
D O I
10.35848/1347-4065/ac127c
中图分类号
O59 [应用物理学];
学科分类号
摘要
Ferroelectric gate-all-around (GAA) transistors with a nanowire (NW) channel standing vertically on the substrate would be a potential breakthrough to overcome limitations in the high-integration of ferroelectric memories. In the present study, we fabricated vertical ferroelectric GAA NW transistors (VFGAANWTs) with ZnO NWs (average diameters: 53-193 nm) as the channel, (Hf,Zr)O-2 film (average thicknesses: 9.3-58 nm) as the gate ferroelectric, and Ti as the gate electrode. The channel length was 100-300 nm. The VFGAANWTs showed n-channel operation with on/off ratios of similar to 10, and their on/off states were retained for at least 2 min by the ferroelectric polarization of (Hf,Zr)O-2 after the gate bias was removed, demonstrating the nonvolatile electric field effect in the VFGAANWTs. The results confirm the strong potential of the VFGAANWTs in high-density ferroelectric memory applications.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
    Su, Chun-Jung
    Tsai, Tzu-I
    Liou, Yu-Ling
    Lin, Zer-Ming
    Lin, Horng-Chih
    Chao, Tien-Sheng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 521 - 523
  • [22] Characteristics of GaN-Based Nanowire Gate-All-Around (GAA) Transistors
    Im, Ki-Sik
    Reddy, Mallem Siva Pratap
    Choi, Jinseok
    Hwang, Youngmin
    Roh, Jea-Seung
    An, Sung Jin
    Lee, Jung-Hee
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) : 4282 - 4286
  • [23] HCI and NBTI induced degradation in gate-all-around silicon nanowire transistors
    Huang, Ru
    Wang, Runsheng
    Liu, Changze
    Zhang, Liangliang
    Zhuge, Jing
    Tao, Yu
    Zou, Jibin
    Liu, Yuchao
    Wang, Yangyuan
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1515 - 1520
  • [24] Impact of Gate Electrodes on 1/f Noise of Gate-All-Around Silicon Nanowire Transistors
    Wei, Chengqing
    Jiang, Yu
    Xiong, Yong-Zhong
    Zhou, Xing
    Singh, Navab
    Rustagi, Subhash C.
    Lo, Guo Qiang
    Kwong, Dim-Lee
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1081 - 1083
  • [25] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    [J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [26] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    [J]. ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
  • [27] GeSn Vertical Gate-all-around Nanowire n-type MOSFETs
    Junk, Yannik
    Frauenrath, Marvin
    Han, Yi
    Diaz, Omar Concepcion
    Bae, Jin-Hee
    Hartmann, Jean-Michel
    Gruetzmacher, Detlev
    Buca, Dan
    Zhao, Qing-Tai
    [J]. ESSDERC 2022 - IEEE 52ND EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2022, : 364 - 367
  • [28] Drain Current Characteristics of Ferroelectric Gate-All-Around Si Nanowire Transistors Based on Drift/Diffusion Transport Theory
    Ibata, Masakazu
    Ohmi, Shun-ichiro
    Ishiwara, Hiroshi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (03)
  • [29] The next generation of gate-all-around transistors
    Lishu Wu
    [J]. Nature Electronics, 2023, 6 : 469 - 469
  • [30] The next generation of gate-all-around transistors
    Wu, Lishu
    [J]. NATURE ELECTRONICS, 2023, 6 (07) : 469 - 469