共 50 条
- [2] Electron Tomography of Gate-All-Around Nanowire Transistors [J]. 16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
- [3] ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices [J]. 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
- [4] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
- [5] Modelling and Simulation of Si and InAs Gate All Around (GAA) Nanowire Transistors [J]. 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
- [10] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors [J]. 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65