Characteristics of GaN-Based Nanowire Gate-All-Around (GAA) Transistors

被引:0
|
作者
Im, Ki-Sik [1 ]
Reddy, Mallem Siva Pratap [3 ]
Choi, Jinseok [2 ]
Hwang, Youngmin [1 ]
Roh, Jea-Seung [2 ]
An, Sung Jin [2 ]
Lee, Jung-Hee [3 ]
机构
[1] Kumoh Natl Inst Technol, Adv Mat Res Ctr, Gumi 39177, South Korea
[2] Kumoh Natl Inst Technol, Dept Adv Mat Sci & Engn, Gumi 39177, South Korea
[3] Kyungpook Natl Univ, Sch Elect Engn, Daegu 41566, South Korea
基金
新加坡国家研究基金会;
关键词
AlGaN/GaN; 2DEG; Gate-All-Around (GAA); C-V Characteristics; Temperature Measurement; Pulse Measurement; Current Collapse; ELECTRON-MOBILITY TRANSISTORS;
D O I
10.1166/jnn.2020.17784
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We investigate the DC, C-V, and pulse performances in GaN-based nanowire gate-all-around (GAA) transistors with two kinds of geometry: one is AlGaN/GaN heterostructure with two dimensional electron gas (2DEG) channel and the other is only GaN layer without 2DEG channel. From I-V and C-V curves, the fabricated GaN nanowire GAA transistor with AlGaN layer clearly exhibits normally-on operation with negative threshold voltage (V-th) due to the existence of 2DEG channel on the trapezoidal shaped GaN nanowire. On the other hand, the GaN nanowire GAA transistor without AlGaN layer presents a positive V-th (normally-off operation) due to the absent of 2DEG channel on the triangle shaped GaN nanowire. However, both devices show the similar temperature-dependent I-V characteristics due to the combination of bulk channel and surface channel in GaN nanowire GAA channel are mostly contributed, rather than the 2DEG channel. GaN-based nanowire GAA transistors demonstrate to almost negligible current collapse phenomenon due to the perfect GAA gate structure in GaN nanowire. The proposed GaN-based nanowire GAA transistors are very promising candidate for both high power device and nano-electronics application.
引用
收藏
页码:4282 / 4286
页数:5
相关论文
共 50 条
  • [1] CHARACTERISTICS OF NMOS/GAA (GATE-ALL-AROUND) TRANSISTORS NEAR THRESHOLD
    FRANCIS, P
    TERAO, A
    FLANDRE, D
    VANDEWIELE, F
    [J]. MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 815 - 818
  • [2] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [3] ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices
    Chen, S. -H.
    Linten, D.
    Hellings, G.
    Veloso, A.
    Scholz, M.
    Boschke, R.
    Groeseneken, G.
    Collaert, N.
    Thean, A.
    [J]. 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [4] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
    Dey, S.
    Dash, T. P.
    Das, S.
    Mohapatra, E.
    Jena, J.
    Maiti, C. K.
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
  • [5] Modelling and Simulation of Si and InAs Gate All Around (GAA) Nanowire Transistors
    Chatterjee, Neel
    Pandey, Sujata
    [J]. 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [6] Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors
    Fujisawa, Hironori
    Ikeda, Kazuma
    Nakashima, Seiji
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SF)
  • [7] Variability characteristics and corner effects of gate-all-around (GAA) p-type poly-Si junctionless nanowire/nanosheet transistors
    Ahn, Min-Ju
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)
  • [8] Low-Frequency Noise Characteristics of GaN Nanowire Gate-All-Around Transistors With/Without 2-DEG Channel
    Im, Ki-Sik
    Reddy, M. Siva Pratap
    Caulmilone, Raphael
    Theodorou, Christoforos G.
    Ghibaudo, Gerard
    Cristoloveanu, Sorin
    Lee, Jung-Hee
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (03) : 1243 - 1248
  • [9] Simulation and Finite Element Analysis of Electrical Characteristics of Gate-all-Around Junctionless Nanowire Transistors
    Chatterjee, Neel
    Pandey, Sujata
    [J]. JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (01)
  • [10] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Chen, Yung-Chen
    Lin, Horng-Chih
    Chang, Ruey-Dar
    Li, Pei-Wen
    Huang, Tiao-Yuan
    [J]. 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65