Drain Current Characteristics of Ferroelectric Gate-All-Around Si Nanowire Transistors Based on Drift/Diffusion Transport Theory

被引:0
|
作者
Ibata, Masakazu [1 ]
Ohmi, Shun-ichiro [1 ]
Ishiwara, Hiroshi [2 ]
机构
[1] Tokyo Inst Technol, Interdisciplinary Grad Sch Sci & Engn, Yokohama, Kanagawa 2268502, Japan
[2] Konkuk Univ, Div Quantum Phases & Devices, Dept Phys, Seoul 143701, South Korea
基金
新加坡国家研究基金会;
关键词
FIELD-EFFECT-TRANSISTORS; HFO2 BUFFER LAYERS; DATA RETENTION; SOI MOSFETS; MEMORY; CHANNEL; MODEL; FET;
D O I
10.1143/JJAP.51.034301
中图分类号
O59 [应用物理学];
学科分类号
摘要
The drain current vs gate voltage (I-D-V-G) and drain current vs drain voltage (I-D-V-D) characteristics of ferroelectric gate-all-around Si nanowire transistors are derived using the drift/diffusion transport theory. It is pointed out that the nonsaturated polarization in the ferroelectric film, which occurs near the drain region in the channel owing to the influence of the applied drain voltage, plays an important role in the calculation of the drain current as well as the polarization near the source region, and a graphical method using analytical expressions for the minor polarization hysteresis loops is presented to calculate the mobile charge density in the nanowire. By numerical analysis, the gate voltage range suitable for memory operation is determined in Si nanowire transistors with ferroelectric poly(vinylidene fluoride-trifluoroethylene) [P(VDF-TrFE)] gate films. (C) 2012 The Japan Society of Applied Physics
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Yabin Sun
    Yaxin Tang
    Xiaojin Li
    Yanling Shi
    Teng Wang
    Jun Xu
    Ziyu Liu
    [J]. Journal of Computational Electronics, 2020, 19 : 1463 - 1470
  • [2] Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors
    Fujisawa, Hironori
    Ikeda, Kazuma
    Nakashima, Seiji
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SF)
  • [3] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Sun, Yabin
    Tang, Yaxin
    Li, Xiaojin
    Shi, Yanling
    Wang, Teng
    Xu, Jun
    Liu, Ziyu
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1463 - 1470
  • [4] Characteristics of GaN-Based Nanowire Gate-All-Around (GAA) Transistors
    Im, Ki-Sik
    Reddy, Mallem Siva Pratap
    Choi, Jinseok
    Hwang, Youngmin
    Roh, Jea-Seung
    An, Sung Jin
    Lee, Jung-Hee
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) : 4282 - 4286
  • [5] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
    Dey, S.
    Dash, T. P.
    Das, S.
    Mohapatra, E.
    Jena, J.
    Maiti, C. K.
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
  • [6] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Chen, Yung-Chen
    Lin, Horng-Chih
    Chang, Ruey-Dar
    Li, Pei-Wen
    Huang, Tiao-Yuan
    [J]. 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65
  • [7] Characterization and Analysis of Gate-All-Around Si Nanowire Transistors for Extreme Scaling
    Huang, Ru
    Wang, Runsheng
    Zhuge, Jing
    Liu, Changze
    Yu, Tao
    Zhang, Liangliang
    Huang, Xin
    Ai, Yujie
    Zou, Jinbin
    Liu, Yuchao
    Fan, Jiewen
    Liao, Huailin
    Wang, Yangyuan
    [J]. 2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [8] Electron Tomography of Gate-All-Around Nanowire Transistors
    Cherns, P. D.
    Lorut, F.
    Dupre, C.
    Tachi, K.
    Cooper, D.
    Chabli, A.
    Ernst, T.
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
  • [9] Characteristics of Gate-All-Around Twin Poly-Si Nanowire Thin-Film Transistors
    Sheu, Jeng-Tzong
    Huang, Po-Chun
    Sheu, Tzu-Shiun
    Chen, Chen-Chia
    Chen, Lu-An
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (02) : 139 - 141
  • [10] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603