Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits

被引：3
|
作者：
Lu, Guangyi [1 ]
Wang, Yuan [1 ]
Wang, Yize [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Inst Microelect, Key Lab Microelect Device & Circuits, Beijing 100871, Peoples R China
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2017年 / 17卷 / 03期
关键词：
Electrostatic discharge (ESD); ESD clamp circuit; transient response; soft failure; DESIGN;
D O I：
10.1109/TDMR.2017.2737653
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The power-off and power-on transient performance of power-rail electrostatic discharge (ESD) clamp circuits is investigated in this paper. In order to serve this purpose, the transient performance of a timed shutoff power-rail ESD clamp circuit in a 65-nm CMOS process is characterized by a three-terminal test method. Based on the characterization results, several insights are summarized: it is found that the big-FET response time of the investigated circuit is dependent on the pulse peak voltage. Besides, the resistor-capacitor network is verified to be a slew-rate detector instead of a rise-time detector. Moreover, the different bigFET response mechanisms under various poweron disturbances are clarified. In addition, the validity of these insights for other designs is also discussed in this paper.
引用
收藏
页码：577 / 584
页数：8
相关论文
共 50 条
  • [41] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    Journal of Semiconductors, 2013, (01) : 53 - 57
  • [42] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Guangyi LU
    Yuan WANG
    Lizhong ZHANG
    Jian CAO
    Xing ZHANG
    Science China(Information Sciences), 2016, 59 (12) : 170 - 178
  • [43] Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology
    Yeh, Chih-Ting
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2626 - 2634
  • [44] Power-Rail ESD Clamp Circuit with Parasitic-BJT and Channel Parallel Shunt Paths to Achieve Enhanced Robustness
    Wang, Yuan
    Lu, Guangyi
    Wang, Yize
    Zhang, Xing
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (03): : 344 - 347
  • [45] Power-Rail ESD Clamp Circuit with Embedded-Trigger SCR Device in a 65-nm CMOS Process
    Altolaguirre, Federico A.
    Ker, Ming-Dou
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 250 - 253
  • [46] A new power-rail clamp circuit for on-chip electrostatic discharge protection
    Yue, Yaping
    Pu, Shi
    Wu, Ruizhen
    Hou, Ronghui
    MICROELECTRONICS JOURNAL, 2025, 158
  • [47] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    潘红伟
    刘斯扬
    孙伟锋
    Journal of Semiconductors, 2013, 34 (01) : 53 - 57
  • [48] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process
    Chiu, Po-Yen
    Ker, Ming-Dou
    Tsai, Fu-Yi
    Chang, Yeong-Jar
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 750 - +
  • [49] Design of Power-Rail ESD Clamp Circuit with Adjustable Holding Voltage against Mis-trigger or Transient-Induced Latch-On Events
    Yeh, Chih-Ting
    Liang, Yung-Chih
    Ker, Ming-Dou
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1403 - 1406
  • [50] Cumulative Electrostatic Discharge Induced Degradation of Power-Rail ESD Clamp Device in High-Voltage CMOS/DMOS Technologies
    Hsu, Chung-Ti
    Chen, Shu-Chuan
    Chen, Yen-Hsien
    Su, Yu-Ti
    Lai, Ming-Fang
    Chen, Che-Hung
    Chen, Po-An
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 49 - 52
12345