Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits

被引：3
|
作者：
Lu, Guangyi [1 ]
Wang, Yuan [1 ]
Wang, Yize [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Inst Microelect, Key Lab Microelect Device & Circuits, Beijing 100871, Peoples R China
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2017年 / 17卷 / 03期
关键词：
Electrostatic discharge (ESD); ESD clamp circuit; transient response; soft failure; DESIGN;
D O I：
10.1109/TDMR.2017.2737653
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The power-off and power-on transient performance of power-rail electrostatic discharge (ESD) clamp circuits is investigated in this paper. In order to serve this purpose, the transient performance of a timed shutoff power-rail ESD clamp circuit in a 65-nm CMOS process is characterized by a three-terminal test method. Based on the characterization results, several insights are summarized: it is found that the big-FET response time of the investigated circuit is dependent on the pulse peak voltage. Besides, the resistor-capacitor network is verified to be a slew-rate detector instead of a rise-time detector. Moreover, the different bigFET response mechanisms under various poweron disturbances are clarified. In addition, the validity of these insights for other designs is also discussed in this paper.
引用
收藏
页码：577 / 584
页数：8
相关论文
共 50 条
  • [31] SYNCHRONIZED POWER-RAIL SWITCHING
    WINDER, S
    ELECTRONICS WORLD & WIRELESS WORLD, 1995, (1706): : 34 - 34
  • [32] Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2533 - 2545
  • [33] Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
    Yeh, Chih-Ting
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [34] Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
    Yeh, Chih-Ting
    Ker, Ming-Dou
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [35] ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology
    Ker, MD
    Lin, KH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2329 - 2338
  • [36] A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp
    Pan Hongwei
    Liu Siyang
    Sun Weifeng
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (01)
  • [37] Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cbeng
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 594 - +
  • [38] Design of a novel static-triggered power-rail ESD clamp circuit in a 65-nm CMOS process
    Lu, Guangyi
    Wang, Yuan
    Zhang, Lizhong
    Cao, Jian
    Zhang, Xing
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (12)
  • [39] Design of Power-Rail ESD Clamp Circuit with Separate Detection Component and Delay Component Against Mis-triggering
    Liu, Qi
    Wang, Yuan
    Cao, Jian
    Lu, Guangyi
    Zhang, Xing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [40] Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology
    Wang, Chang-Tzu
    Ker, Ming-Dou
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 956 - 964
12345