Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits

被引：3

作者：

Lu, Guangyi ^{[1
]}

Wang, Yuan ^{[1
]}

Wang, Yize ^{[1
]}

Zhang, Xing ^{[1
]}

机构：

[1] Peking Univ, Inst Microelect, Key Lab Microelect Device & Circuits, Beijing 100871, Peoples R China

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2017年 / 17卷 / 03期

关键词：

Electrostatic discharge (ESD); ESD clamp circuit; transient response; soft failure; DESIGN;

D O I：

10.1109/TDMR.2017.2737653

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The power-off and power-on transient performance of power-rail electrostatic discharge (ESD) clamp circuits is investigated in this paper. In order to serve this purpose, the transient performance of a timed shutoff power-rail ESD clamp circuit in a 65-nm CMOS process is characterized by a three-terminal test method. Based on the characterization results, several insights are summarized: it is found that the big-FET response time of the investigated circuit is dependent on the pulse peak voltage. Besides, the resistor-capacitor network is verified to be a slew-rate detector instead of a rise-time detector. Moreover, the different bigFET response mechanisms under various poweron disturbances are clarified. In addition, the validity of these insights for other designs is also discussed in this paper.

引用

页码：577 / 584

页数：8

共 50 条

[21] DESIGN OF ON-CHIP POWER-RAIL ESD CLAMP CIRCUIT WITH ULTR-SMALL CAPACITANCE TO DETECT ESD TRANSITION
Chen, Shih-Hung
Ker, Ming-Dou
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 327 - 330
[22] PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit
Yeh, Chih-Ting
Ker, Ming-Dou
MICROELECTRONICS RELIABILITY, 2013, 53 (02) : 208 - 214
[23] Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-μm silicide CMOS process
Ker, MD
Lo, WY
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 601 - 611
[24] Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection
Yeh, Chih-Ting
Ker, Ming-Dou
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (11) : 2476 - 2486
[25] Study and validation of a power-rail ESD clamp in BiCMOS process with a reduced temperature dependency of its leakage current
Barbier, F
Blanc, F
Le Grontec, A
Colclaser, R
Smedes, T
Johnson, M
Bardy, S
Descamps, P
MICROELECTRONICS RELIABILITY, 2004, 44 (9-11) : 1799 - 1804
[26] Resistor-less power-rail ESD clamp circuit design with adjustable NMOS gate biased voltage
Li, Shuang
Wang, Yang
Tao, Hongke
Liu, Qing
Zeng, Zhiwen
Jin, Xiangliang
Yang, Hongjiao
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (11)
[27] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Altolaguirre, Federico A.
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[28] A Prolonged Discharge Time ESD Power-rail Clamp Circuit Structure with Strong Ability to Prevent False Triggering
Cao, Jian
Xue, Xiangxiang
Wang, Yuan
Lu, Guangyi
Zhang, Xing
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1291 - 1293
[29] Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-μm CMOS technology
Chen, Shih-Hung
Ker, Ming-Dou
MICROELECTRONICS RELIABILITY, 2010, 50 (06) : 821 - 830
[30] Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Altolaguirre, Federico A.
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,

← 1 2 3 4 5 →