Improving test quality of scan-based BIST by scan chain partitioning

被引:0
|
作者
Xiang, D [1 ]
Chen, MJ [1 ]
Sun, JG [1 ]
Fujiwara, H [1 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test effectiveness of a test-per-scan BIST scheme is highly dependent on the length and the number of the scan chains. Fewer cycles arc adopted to capture test responses when the length of the scan chains increases. On the other hand, the number of test inputs should be increased when the number of the scan chains increases. Another important feature of the test-per-scan BIST scheme is that test responses of the circuit at the inputs of the scan flip-flops are unobservable during the shift cycles. A new scan architecture is proposed to make a scan-based circuit more observable. The scan chain is partitioned into multiple segments, according to which multiple capture cycles can be inserted to receive test responses during the shift cycles based on the test-per-scan test scheme. This scheme directly makes the circuit more observable and testable. Unlike other BIST schemes using multiple capture cycles after the shift cycles, our method inserts multiple capture cycles inside the shift cycles, but not after the shift cycles. Sufficient experimental results arc presented to demonstrate the effectiveness of the method.
引用
收藏
页码:12 / 17
页数:6
相关论文
共 50 条
  • [1] Improving test effectiveness of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 916 - 927
  • [2] On improving test quality of scan-based BIST
    Tsai, HC
    Cheng, KT
    Bhawmik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 928 - 938
  • [3] Deterministic partitioning techniques for fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 273 - 282
  • [4] Using weighted scan enable signals to improve test effectiveness of scan-based BIST
    Xiang, Dong
    Chen, Mingjing
    Fujiwara, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (12) : 1619 - 1628
  • [5] Scan-based BIST fault diagnosis
    Wu, YJ
    Adham, SMI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 203 - 211
  • [6] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183
  • [7] Fault diagnosis in scan-based BIST
    Rajski, J
    Tyszer, J
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 894 - 902
  • [8] A hybrid algorithm for test point selection for scan-based BIST
    Tsai, HC
    Cheng, KT
    Lin, CJ
    Bhawmik, S
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 478 - 483
  • [9] Accelerated test points selection method for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 359 - 364
  • [10] Efficient test-point selection for scan-based BIST
    Tsai, HC
    Cheng, KTT
    Lin, CJM
    Bhawmik, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 667 - 676