A hybrid algorithm for test point selection for scan-based BIST

被引:0
|
作者
Tsai, HC
Cheng, KT
Lin, CJ
Bhawmik, S
机构
关键词
D O I
10.1109/DAC.1997.597195
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new algorithm for test point selection for scan-based BIST. The new algorithm combines the advantages of both explicit-testability-calculation and gradient techniques. The test point selection is guided by a cost function which is partially based on explicit testability recalculation and partially on gradients. With an event-driven mechanism, it can quickly identify a set of nodes whose testability need to be recalculated due to a test point, and then use gradients to estimate the impact of the rest of the circuit. In addition, by incorporating timing information into the cost function, timing penalty caused by test points can be easily avoided. We present the results to illustrate that high fault coverages for both area- and timing-driven test point insertions can be obtained with a small number of test points. The results also indicate a significant reduction of computational complexity while the qualities are similar to the explicitly-testability-calculation method.
引用
收藏
页码:478 / 483
页数:2
相关论文
共 50 条
  • [1] Efficient test-point selection for scan-based BIST
    Tsai, HC
    Cheng, KTT
    Lin, CJM
    Bhawmik, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 667 - 676
  • [2] Test-point selection algorithm using small signal model for scan-based BIST
    Hu, H
    Sun, YH
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 507 - 507
  • [3] Accelerated test points selection method for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 359 - 364
  • [4] On improving test quality of scan-based BIST
    Tsai, HC
    Cheng, KT
    Bhawmik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 928 - 938
  • [5] Constructive multi-phase test point insertion for scan-based BIST
    Tamarapalli, N
    Rajski, J
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 649 - 658
  • [6] On acceleration of lest points selection for scan-based BIST
    Nakao, M
    Hatayama, K
    Higashi, I
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07): : 668 - 674
  • [7] Improving test effectiveness of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 916 - 927
  • [8] Improving test quality of scan-based BIST by scan chain partitioning
    Xiang, D
    Chen, MJ
    Sun, JG
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 12 - 17
  • [9] Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST
    Boubezari, S
    Cerny, E
    Kaminska, B
    Nadeau-Dostie, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1327 - 1340
  • [10] Scan-based BIST fault diagnosis
    Wu, YJ
    Adham, SMI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (02) : 203 - 211